參數(shù)資料
型號(hào): M37902FGCGP
廠商: Mitsubishi Electric Corporation
英文描述: SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
中文描述: 單片16位CMOS微機(jī)
文件頁(yè)數(shù): 140/143頁(yè)
文件大?。?/td> 1463K
代理商: M37902FGCGP
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)當(dāng)前第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)
Corrections and
Page
Page 80,
L
e
f
t column,
Line 15
Page 80,
R
i
g
h
t column,
Line 1
Supplement
ar
Erro
y
Explanation
r
for M37902FxC Dat
asheet (REV.
Correction
B) NO.8
(8/11)
Page 81,
Fig. 83,
bits 1 and 0
1
Waveform out
11 :
RTP1 and RTP0
Whe
n
R
TP
p
ut
select bits
sel
ect
i
s
e
sel
d
pul
1 and RTP1
se
m
ode
0
ect
ed:
Page 86,
Fig. 91,
bi
t
s 2 to 0
Address/Port switch select bits
0 0 0 :
2 1 0
0
1
Waveform out
11 :
RTP1 and RTP0
Whe
n
R
TP
p
ut
select bits
sel
ect
i
s
e
sel
d
pul
1 and RTP0
se
m
ode
0
ect
ed:
0
Address/Port
0 0
0 :
sw
itch
bi
t
s
2 1 0
The D-A output enable bit is cleared to
“0”
at reset
.
The contents of
and D-A register
the corr
are cleared t
espond
ing D-A output
o “0”
at r
enab
le bit
eset.
wi
t
h pin D-Ai
.
wi
Al
the content
and D-A register
t
so,
h pin D-Ai
wh
.
ot
en
n
s of t
using
he
to “
the D-A convert
corresponding D-A output enable bit
0”.
e
r
, be sur
e to clear
[I
P4
0
/
n
side dott
A
LE, P4
1
/
φ
1
, P4
2
/HLDA
ed-li
ne
n
ot
incl
uded]
,
Page 87,
Fig. 89,
2nd diagram
[I
P4
0
/
n
side dott
A
LE, P4
1
/
φ
1
, P4
2
/HLDA
ed-li
ne
n
ot
incl
uded]
,
Port
l
at
ch
Output
Port latch
Out
put (Int
ern
al peripher
al devices)
Page 88,
Fig. 90,
3rd
di
agram
Page 89,
Fig. 93,
address 81
16
[Inside dotted-line not included]
P7
7
/AN
7
/AD
TRG
/DA
1
/(INT
2
)
[Inside dotted-line included]
P7
7
/AN
7
/AD
TRG
/DA
1
/(INT
2
)
Page 82,
Right column,
Lines 1 to 3
#
When the waveform output select bits are set to “11” (bit 1
= bit 0 = “1”), RTP1
3
to RTP1
0
and RTP0
3
to RTP0
0
become pulse output port pins.
When the waveform output
When the waveform output select bits are set to “11” (bit 1
= bit 0 = “1”), pulse output port pins are divided into two
groups; one consists of RTP1
3
to RTP1
0
, RTP0
3
, RTP0
2
and the other consists of RTP0
1
and RTP0
0
.
When the waveform output
Page 90,
Fig. 92,
address 70
16
0 0 0
A-D interrup
t
control register
(70
16
)
0 0 0
A-D conversion interr
u
pt
cont
rol
register
(
7
0
16
)
0 0 0
0
CS
0
control regi
st
er H
(81
16
)
0
0 0 0
0
CS
0
control regi
st
er H
(81
16
)
1
Page 91,
Left column,
Line 17
from
pin X
IN
and output a m
ultip
lied clock.
#
#
from pin X
IN
and generates a multiplied clock.
Page 91,
Left column,
Lines 11, 12
#
m
e
, the oscillatio
h
e
c
u
r
r
e
n
s
i
ci
p
r
t
cui
i
o
t
.
stops it’s o
p
e
r
a
t
i
o
n
a
n
d
r
e
s
u
-
s
t
n
t
d
i
s
a
n
c
u
r
, the oscillatio
n
t
d
i
s
s
i
p
n
s
ci
r
e
r
d
cui
u
t
e
stops it’s o
d
.
p
e
r
a
t
i
o
n
,
a
n
d
t
h
e
r
e
a
t
i
o
n
i
c
Page 92,
Right column,
Lines 4 to 5
not exceed 26 M
In t
h
is selection, be
Hz.
su
r
e that
multipl
ied f
(X
I
N
) does
fr
equ
range f
T
ency
rom
he
P
o
LL m
f
the PLL output
10
MHz to
ul
t
i
plication ratio m
ust be set
f
PLL
)
must
so that
be in the
the
cl
ock (
26
MHz.
Page 92,
Right column,
Lines 10 to 11
to “
the PLL
1”.)
output clock (
f
PL
L
)
. (
In other
words, set
bit 5
to “
select bits ar
the PLL
1”.) Note t
output clock (
h
at
, aft
e al
lowed to be
f
PL
t
L
)
h
ch
. (
e
anged only once.
In other
P
LL m
words, set
ul
t
i
plication ratio
bit 5
er r
ese
, t
相關(guān)PDF資料
PDF描述
M37902FCCHP SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M37902FGCHP DIODE SCHOTTKY DUAL COMMON-ANODE 25V 150mW 0.32V-vf 200mA-IFM 1mA-IF 2uA-IR SOT-523 3K/REEL
M37902FJCHP SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M37905F8CFP 16-BIT CMOS MICROCOMPUTER
M37905F8CSP 16-BIT CMOS MICROCOMPUTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M37902FGCHP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M37902FJCHP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M37903S4CHP 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:16-BIT CMOS MICROCOMPUTER
M37905F8CFP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:16-BIT CMOS MICROCOMPUTER
M37905F8CSP 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:16-BIT CMOS MICROCOMPUTER