- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98006 > M37754S4CGP 16-BIT, 40 MHz, MICROCONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | M37754S4CGP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, 40 MHz, MICROCONTROLLER, PQFP100 |
| 封裝： | PLASTIC, QFP-100 |
| 文件頁數(shù)： | 78/117頁 |
| 文件大?。?/td> | 1575K |
| 代理商： | M37754S4CGP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁當前第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁
MITSUBISHI MICROCOMPUTERS
M37754M8C-XXXGP, M37754M8C-XXXHP
M37754S4CGP, M37754S4CHP
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
60
PRELIMINAR
Y
Notice:
This
is not
a final
specification.
Some
parametric
limits
are
subject
to change.
Fig. 72 D-A converter block diagram
D-A CONVERTER
The D-A converter is an 8-bit R-2R method D-A converter and con-
sists of two independent D-A converters. Figure 72 shows the block
diagram of the D-A converter and Figure 73 shows the bit configura-
tion of A-D control register 1.
D-A conversion is performed by writing a value in the corresponding
D-A register. The conversion result is output by bits 6 and 7 of A-D
control register 1 (address 1F16). When bit 7 is “1”, the conversion
result is output from DA0 pin.
When bit 6 is “1”, the conversion result is output from DA1pin.
The output analog voltage V is determined according to the value n
(“n” is a decimal number) set in the D-A register.
V = VREF
× n/256 (n = 0 to 255)
VREF : Reference voltage
The D-A output enable bit is cleared to “0” at reset. Whether to con-
nect the reference voltage input (VREF) with the ladder network or not
depends on bit 5 of the A-D control register 1. The VREF pin is con-
nected when bit 5 is “0” and is disconnected when bit 5 is “1” (High
impedance state).
Fig. 73 A-D control register 1 bit configuration
7
×××××
6543210
Not used for D-A converter
VREF connection select bit (Note)
0 : VREF is connected
1 : VREF is not connected
D-A1 output enable bit
0 : Disable output
1 : Enable output
D-A0 output enable bit
0 : Disable output
1 : Enable output
A-D control register 1
Address
1F16
When A-D or D-A conversion is not performed, current from the VREF
pin to the ladder network can be cut off by disconnecting ladder net-
work from the VREF pin.
Before starting A-D or D-A conversion, wait for 1
s or more after
clearing bit 5 to “0”. An external buffer must be connected when con-
necting to a low impedance load because there is no built-in D-A out-
put buffer.
Note : When the expansion function select bit (bit 5 of peripheral
function select register 1 ; refer to Fig. 62) is “1,” bit 5 can be
written and changed.
R-2R ladder network
D-A0 output
enable bit
D-A register 0
(Address 6816)
D-A0 pin
AVSS
R-2R ladder network
Data bus (even)
D-A1 output
enable bit
D-A register 1
(Address 6A16)
D-A1 pin
AVSS
VREF
VREF connection
select
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37754S4CHP | 16-BIT, 40 MHz, MICROCONTROLLER, PQFP100 |
| M37902FCCHP | 16-BIT, FLASH, 26 MHz, MICROCONTROLLER, PQFP100 |
| M37902FGCHP | 16-BIT, FLASH, 26 MHz, MICROCONTROLLER, PQFP100 |
| M37906F8CSP | 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDIP42 |
| M37906F8CFP | 16-BIT, FLASH, 20 MHz, MICROCONTROLLER, PDSO42 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37754S4CHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M3775PR-H400CL | 制造商:Bonitron 功能描述:OVERVOLTAGE BRAKING RESISTOR |
| M3775RK-0.75A | 制造商:Bonitron 功能描述:OVERVOLTAGE BRAKING RESISTOR |
| M3775RK-C0.50A | 制造商:Bonitron 功能描述:OVERVOLTAGE BRAKING RESISTOR |
| M3775RK-C0.50B | 制造商:Bonitron 功能描述:OVERVOLTAGE BRAKING RESISTOR |
發(fā)布緊急采購，3分鐘左右您將得到回復。