- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98006 > M37733MHBXXXFP 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號： | M37733MHBXXXFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | 14 X 20 MM, 0.80 MM PITCH, PLASTIC, QFP-80 |
| 文件頁數(shù)： | 52/92頁 |
| 文件大小： | 1725K |
| 代理商： | M37733MHBXXXFP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當(dāng)前第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁
53
MITSUBISHI MICROCOMPUTERS
M37733MHBXXXFP
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
PRELIMINARY
Notice:
This
is not
a final
specification.
Some
parametric
limits
are
subject
to change.
(3) Microprocessor mode [10]
Microprocessor mode is entered by connecting the CNVss pin to Vcc
and starting from reset. It can also be entered by programming the
processor mode bits to “10” after connecting the CNVss pin to Vss
and starting from reset. This mode is similar to the memory expansion
mode except that internal ROM is disabled and an external memory
is required, and clock
φ1 from port P42 is always output independently
of bit 7 of the processor mode register 0.
As shown in Table 7,
φ 1 output can also be stopped with the signal
output disable selection bit “1”. In this case, write “1” to the port P42
direction register.
(4) Evaluation chip mode [11]
Evaluation chip mode is entered by applying voltage twice the VCC
voltage to the CNVSS pin. This mode is normally used for evaluation
tools.
The functions of E, ports P0 and P3 are the same as those in memory
expansion mode.
Port P1 functions as an address output pin while E is “H” and as data
I/O pin of odd addresses while E is “L” regardless of the BYTE pin
level.
Port P2 function as an address output pin while E is “H” and as data
I/O pin of even addresses while E is “L” when the BYTE pin level is
“L”.
When the BYTE pin level is “H” or 2VCC, port P2 functions as an
address output pin while E is “H” and as data I/O pin of even and odd
addresses while E is “L”.
Port P4 and its data direction register which are located at address
0A16 and 0C16 are treated differently in evaluation chip mode. When
these addresses are accessed, the data bus width is treated as 16
bits regardless of the BYTE pin level, and the access cycle is treated
as internal memory regardless of the wait bit.
When a voltage twice the VCC voltage is applied to the BYTE pin, the
addresses corresponding to the internal ROM area are also treated
as 16-bit data bus.
The functions of ports P40 and P41 are the same as in memory
expansion mode.
Ports P42 to P46 become
φ 1, MX, QCL, VDA, and VPA output pins
respectively. Port P47 becomes the DBC input pin.
φ 1 from port P42 is always output regardless of bit 7 of processor
mode register 0.
The MX signal normally contains the contents of flag m, however,
the contents of flag x is output when the CPU is using flag x.
QCL is the queue buffer clear signal. It becomes “H” when the
instruction queue buffer is cleared, for example, when a jump
instruction is executed.
VDA is the valid data address signal. It becomes “H” while the CPU
is reading data from data buffer or writing data to data buffer. It also
becomes “H” when the first byte of the instruction (operation code) is
read from the instruction queue buffer.
VPA is the valid program address signal. It becomes “H” while the
CPU is reading an instruction code from the instruction queue buffer.
DBC
is the debug control signal and is used for debugging.
Table 8 shows the relationship between the CNVss pin input level
and the processor modes.
Table 8. Relationship between CNVss pin input levels and processor
modes
CNVss
Mode
Description
Single-chip mode upon
starting after reset. Each
mode can be selected by
changing the processor
mode bits by software.
Microprocessor mode upon
starting after reset.
Evaluation chip mode only.
Single-chip
Memory expansion
Microprocessor
( Evaluation chip)
Microprocessor
( Evaluation chip)
Evaluation chip
Vss
Vcc
2Vcc
Single-chip mode
E
Enable signal E is output.
“L” is output.
EE
is output when the internal/external
E
is output only when the external
memory area is accessed.
“L” is output after WIT/STP instruction is
executed.
Standby state selection bit (bit 0 of port
function control register) must be set to
“1”.
“H”or “L” is output. (Output the content of
P42 latch.)
Port P42 direction register must be set to
“1”.
Table 7. Function of signal output disable selection bit CM6 (bit 6 of oscillation circuit control register 0)
Function
CM6 = “0”
CM6 = “1”
Processor mode
Pin
Clock
φ 1 is output independent of φ 1
output selection bit.
After WIT/STP instruction is executed,
“H” is output.
E
Memory expansion mode,
Microprocessor mode
φ 1
Note. Functions shown in Table 7 cannot be emulated in a debugger. For the oscillation circuit control register 0, refer to Figure 63.
For the port function control register, refer to Figure 11.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37733S4LHP | 16-BIT, 12 MHz, MICROCONTROLLER, PQFP80 |
| M37734M8LXXXHP | 16-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80 |
| M37735M4BXXXFP | 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP80 |
| M37735MHBXXXFP | 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP80 |
| M37735MHLXXXHP | 16-BIT, MROM, 12 MHz, MICROCONTROLLER, PQFP80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37733MHL | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37733MHLXXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER |
| M37733S4 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:16-BIT CMOS MICROCOMPUTER |
| M37733S4BFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:16-BIT CMOS MICROCOMPUTER |
| M37733S4LHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:16-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。