參數(shù)資料
型號(hào): M368L1624DTM-LC4
元件分類: DRAM
英文描述: 16M X 64 DDR DRAM MODULE, 0.65 ns, DMA184
封裝: DIMM-184
文件頁(yè)數(shù): 9/22頁(yè)
文件大小: 354K
代理商: M368L1624DTM-LC4
DDR SDRAM
Rev. 1.2 May. 2003
128MB, 256MB, 512MB Unbuffered DIMM
System Notes :
a. Pullup slew rate is characteristized under the test conditions as shown in Figure 1.
Output
Test point
VSSQ
50
Figure 1 : Pullup slew rate test load
b. Pulldown slew rate is measured under the test conditions shown in Figure 2.
Output
Test point
VDDQ
50
Figure 2 : Pulldown slew rate test load
c. Pullup slew rate is measured between (VDDQ/2 - 320 mV +/- 250 mV)
Pulldown slew rate is measured between (VDDQ/2 + 320 mV +/- 250 mV)
Pullup and Pulldown slew rate conditions are to be met for any pattern of data, including all outputs switching and only one output
switching.
Example : For typical slew rate, DQ0 is switching
For minmum slew rate, all DQ bits are switching from either high to low, or low to high.
For Maximum slew rate, only one DQ is switching from either high to low, or low to high.
The remaining DQ bits remain the same as for previous state.
d. Evaluation conditions
Typical
: 25
°C (T Ambient), VDDQ = 2.6V, typical process
Minimum : 70
°C (T Ambient), VDDQ = 2.5V, slow - slow process
Maximum : 0
°C (T Ambient), VDDQ = 2.7V, fast - fast process
e. The ratio of pullup slew rate to pulldown slew rate is specified for the same temperature and voltage, over the entire temperature and
voltage range. For a given output, it represents the maximum difference between pullup and pulldown drivers due to process variation.
f. Verified under typical conditions for qualification purposes.
g. TSOPII package divces only.
h. A derating factor will be used to increase tIS and tIH in the case where the input slew rate is below 0.5
V/ns as shown in Table 2. The Input slew rate is based on the lesser of the slew rates detemined by either VIH(AC) to VIL(AC) or
VIH(DC) to VIL(DC), similarly for rising transitions.
i. A derating factor will be used to increase tDS and tDH in the case where DQ, DM, and DQS slew rates differ, as shown in Tables 3 & 4.
Input slew rate is based on the larger of AC-AC delta rise, fall rate and DC-DC delta rise, Input slew rate is based on the lesser of the
slew rates determined by either VIH(AC) to VIL(AC) or VIH(DC) to VIL(DC), similarly for rising transitions.
The delta rise/fall rate is calculated as:
{1/(Slew Rate1)} - {1/(Slew Rate2)}
For example : If Slew Rate 1 is 0.5 V/ns and slew Rate 2 is 0.4 V/ns, then the delta rise, fall rate is - 0.5ns/V . Using the table given, this
would result in the need for an increase in tDS and tDH of 100 ps.
相關(guān)PDF資料
PDF描述
M368L2923BUM-LC4 128M X 64 DDR DRAM MODULE, 0.65 ns, DMA184
M368L2923DUN-CB3 DDR SDRAM Unbuffered Module 184pin Unbuffered Module based on 512Mb D-die with 64/72-bit Non ECC/ECC 66 TSOP-II with Pb-Free (RoHS compliant)
M368L2923DUN-CCC DDR SDRAM Unbuffered Module 184pin Unbuffered Module based on 512Mb D-die with 64/72-bit Non ECC/ECC 66 TSOP-II with Pb-Free (RoHS compliant)
M368L2923BUN-CB3 Flash Memory IC; Memory Size:4Mbit; Supply Voltage Max:3V; Package/Case:48-FBGA; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):Yes; Access Time, Tacc:90ns; Series:S29AL
M368L6523BTN-CB0 64M X 64 DDR DRAM MODULE, 0.75 ns, DMA184
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M368L1624DTM-LCC 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:184pin Unbuffered Module based on 256Mb D-die 64/72-bit Non ECC/ECC
M368L1624DTM-LCC/C4 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:184pin Unbuffered Module based on 256Mb D-die 64/72-bit Non ECC/ECC
M368L1624FTM 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:184pin Unbuffered Module based on 256Mb F-die with 64/72-bit Non-ECC / ECC
M368L1624FTM-CB3AA 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:184pin Unbuffered Module based on 256Mb F-die with 64/72-bit Non-ECC / ECC
M368L1713CTL 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128MB DDR SDRAM MODULE (16Mx64 based on 16Mx8 DDR SDRAM) Unbuffered 184pin DIMM 64-bit Non-ECC/Parity