- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299433 > M368L1624DTM-LC4 16M X 64 DDR DRAM MODULE, 0.65 ns, DMA184 PDF資料下載
參數(shù)資料
| 型號： | M368L1624DTM-LC4 |
| 元件分類： | DRAM |
| 英文描述： | 16M X 64 DDR DRAM MODULE, 0.65 ns, DMA184 |
| 封裝： | DIMM-184 |
| 文件頁數(shù)： | 8/22頁 |
| 文件大?。?/td> | 354K |
| 代理商： | M368L1624DTM-LC4 |
DDR SDRAM
Rev. 1.2 May. 2003
128MB, 256MB, 512MB Unbuffered DIMM
Table 4 : Input/Output Setup & Hold Derating for Rise/Fall Delta Slew Rate
Table 5 : Output Slew Rate Characteristice (X8 Devices only)
Table 6 : Output Slew Rate Characteristice (X16 Devices only)
Table 7 : Output Slew Rate Matching Ratio Characteristics
Delta Slew Rate
tDS
tDH
UNITS
NOTES
+/- 0.0 V/ns
0
ps
i
+/- 0.25 V/ns
+50
ps
i
+/- 0.5 V/ns
+100
ps
i
Slew Rate Characteristic
Typical Range
(V/ns)
Minimum
(V/ns)
Maximum
(V/ns)
NOTES
Pullup Slew Rate
1.2 ~ 2.5
1.0
4.5
a,c,d,f,g
Pulldown slew
1.2 ~ 2.5
1.0
4.5
b,c,d,f,g
Slew Rate Characteristic
Typical Range
(V/ns)
Minimum
(V/ns)
Maximum
(V/ns)
NOTES
Pullup Slew Rate
1.2 ~ 2.5
0.7
5.0
a,c,d,f,g
Pulldown slew
1.2 ~ 2.5
0.7
5.0
b,c,d,f,g
AC CHARACTERISTICS
DDR400
PARAMETER
MIN
MAX
NOTES
Output Slew Rate Matching Ration (Pullup to Pulldown)
-
e,k
System Characteristics for DDR SDRAM
The following specification parameters are required in systems using DDR400 devices to ensure proper system perfor-
mance. these characteristics are for system simulation purposes and are guaranteed by design.
Table 1 : Input Slew Rate for DQ, DQS, and DM
Table 2 : Input Setup & Hold Time Derating for Slew Rate
Table 3 : Input/Output Setup & Hold Time Derating for Slew Rate
AC CHARACTERISTICS
DDR400
PARAMETER
SYMBOL
MIN
MAX
UNITS
NOTES
DQ/DM/DQS input slew rate measured between
VIH(DC), VIL(DC) and VIL(DC), VIH(DC)
DCSLEW
0.5
4.0
V/ns
a, k
Input Slew Rate
tIS
tIH
UNITS
NOTES
0.5 V/ns
0
ps
h
0.4 V/ns
+50
0
ps
h
0.3 V/ns
+100
0
ps
h
Input Slew Rate
tDS
tDH
UNITS
NOTES
0.5 V/ns
0
ps
j
0.4 V/ns
+75
ps
j
0.3 V/ns
+150
ps
j
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M368L2923BUM-LC4 | 128M X 64 DDR DRAM MODULE, 0.65 ns, DMA184 |
| M368L2923DUN-CB3 | DDR SDRAM Unbuffered Module 184pin Unbuffered Module based on 512Mb D-die with 64/72-bit Non ECC/ECC 66 TSOP-II with Pb-Free (RoHS compliant) |
| M368L2923DUN-CCC | DDR SDRAM Unbuffered Module 184pin Unbuffered Module based on 512Mb D-die with 64/72-bit Non ECC/ECC 66 TSOP-II with Pb-Free (RoHS compliant) |
| M368L2923BUN-CB3 | Flash Memory IC; Memory Size:4Mbit; Supply Voltage Max:3V; Package/Case:48-FBGA; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):Yes; Access Time, Tacc:90ns; Series:S29AL |
| M368L6523BTN-CB0 | 64M X 64 DDR DRAM MODULE, 0.75 ns, DMA184 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M368L1624DTM-LCC | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:184pin Unbuffered Module based on 256Mb D-die 64/72-bit Non ECC/ECC |
| M368L1624DTM-LCC/C4 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:184pin Unbuffered Module based on 256Mb D-die 64/72-bit Non ECC/ECC |
| M368L1624FTM | 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:184pin Unbuffered Module based on 256Mb F-die with 64/72-bit Non-ECC / ECC |
| M368L1624FTM-CB3AA | 制造商:SANKEN 制造商全稱:Sanken electric 功能描述:184pin Unbuffered Module based on 256Mb F-die with 64/72-bit Non-ECC / ECC |
| M368L1713CTL | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:128MB DDR SDRAM MODULE (16Mx64 based on 16Mx8 DDR SDRAM) Unbuffered 184pin DIMM 64-bit Non-ECC/Parity |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。