![](http://datasheet.mmic.net.cn/30000/M34583EDFP_datasheet_2359533/M34583EDFP_56.png)
Rev.3.00
Aug 06, 2004
page 54 of 151
REJ03B0009-0300Z
4583 Group
PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.
Port output structure control register FR0 ...........................................................................
Port output structure control register FR1 ...........................................................................
Port output structure control register FR2 ...........................................................................
Carry flag (CY) ......................................................................................................................
Register A .............................................................................................................................
Register B .............................................................................................................................
Register D .............................................................................................................................
Register E .............................................................................................................................
Register X .............................................................................................................................
Register Y .............................................................................................................................
Register Z .............................................................................................................................
Stack pointer (SP) ................................................................................................................
Operation source clock .......................................................... On-chip oscillator (operating)
Ceramic resonator circuit .............................................................................................. Stop
RC oscillation circuit ...................................................................................................... Stop
Quartz-crystal oscillation circuit .................................................................................... Stop
“” represents undefined.
Fig. 44 Internal state at reset 2
0
000
0
000
0
000
0
000
0
000
0
000
0
000
111