- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45028 > M3455AGC-XXXFP 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP52 PDF資料下載
參數(shù)資料
| 型號(hào)： | M3455AGC-XXXFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP52 |
| 封裝： | 10 X 10 MM, 0.65 MM PITCH, PLASTIC, LQFP-52 |
| 文件頁(yè)數(shù)： | 101/148頁(yè) |
| 文件大?。?/td> | 1807K |
| 代理商： | M3455AGC-XXXFP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)當(dāng)前第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)
Rev.1.02
Nov 26, 2008
Page 56 of 146
REJ03B0224-0102
455A Group
POWER DOWN FUNCTION
The 455A Group has 2-type power down functions.
System enters into each power down state by executing the
following instructions.
Clock operating mode ................. EPOF and POF instructions
RAM back-up mode ................... EPOF and POF2 instructions
When the EPOF instruction is not executed before the POF or
POF2 instruction is executed, these instructions are equivalent to
the NOP instruction.
(1) Clock operating mode
The following functions and states are retained.
RAM
Reset circuit
XCIN–XCOUT oscillation
LCD display
Timer 3
Low-speed on-chip oscillator
(2) RAM back-up mode
The following functions and states are retained.
RAM
Reset circuit
(3) Warm start condition
The system returns from the power down state when;
External wakeup signal is input
Timer 3 underflow occurs
in the power down mode.
In either case, the CPU starts executing the software from
address 0 in page 0. In this case, the P flag is “1.”
(4) Cold start condition
The CPU starts executing the software from address 0 in page 0
when;
external “L” level is input to RESET pin,
execute system reset instruction (SRST instruction)
reset by watchdog timer is performed
reset by internal power-on reset, or
reset by the voltage drop detection circuit is performed.
In this case, the P flag is “0.”
(5) Identification of the start condition
Warm start or cold start can be identified by examining the state
of the power down flag (P) with the SNZP instruction.
(6) Identification of the return condition using the timer
3 interrupt request flag
When the system returns from the power down mode, the
following conditions can be identified by examining the state of
the timer 3 interrupt request flag (T3F):
When T3F = “1”, return by timer 3 underflow (time elapse)
When T3F = “0”, return by key-on wakeup (key input)
Note 1. “O” represents that the function can be retained, and “
×”
represents that the function is initialized.
Registers and flags other than the above are undefined at
power down mode, and set an initial value after returning.
Note 2. The stack pointer (SP) points the level of the stack
register and is initialized to “7” at power down mode.
Note 3. The state of the timer is undefined.
Note 4. Initialize the WDF1 flag with the WRST instruction, and
then go into the power down state.
Note 5. LCD is turned off.
Note 6. When the SVDE instruction is executed, this function is
valid at power down.
Note 7. In the power down mode, C/CNTR pin outputs “L” level.
However, when the CNTR input is selected (W11,
W10=“11”), C/CNTR pin is in an input enabled state
(output = high-impedance).
Other ports retain their respective output levels.
Table 23 Functions and states retained at power down
mode
Function
Power down mode
Clock
operating
RAM
back-up
Program counter (PC), registers A, B,
carry flag (CY), stack pointer (SP) (Note
2)
××
Contents of RAM
O
Interrupt control registers V1, V2
××
Interrupt control registers I1, V2
O
Selected oscillation circuit
O
Clock control register MR, RG
O
Timer 1, Timer 2 functions
Timer 3 function
O
Timer LC function
O
Watchdog timer function
× (Note
× (Note
Timer control registers PA, W2
××
Timer control registers W1, W3, W4, W5
O
LCD display function
O
LCD control registers L1 to L3, C1 to C3
O
Voltage drop detection circuit
Port level
Key-on wakeup control registers K0 to K3
O
Pull-up control registers PU0 to PU3
O
Port output structure control registers
FR0 to FR3
OO
External interrupt request flags (EXF0)
××
Timer interrupt request flags (T1F, T2F)
Timer interrupt request flag (T3F)
O
Interrupt enable flag (INTE)
××
Voltage drop detection circuit flag (VDF)
××
Watchdog timer flags (WDF1, WDF2)
× (Note
× (Note
Watchdog timer enable flag (WEF)
× (Note
× (Note
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M3455AG8FP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP52 |
| M3455AGC-XXXFP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP52 |
| M3455AG8-XXXFP | 4-BIT, OTPROM, 6 MHz, MICROCONTROLLER, PQFP52 |
| M34570MD-XXXFP | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, PDSO36 |
| M34570E8FP | 4-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PDSO36 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M3455-SL001 | 制造商:Alpha Wire 功能描述: |
| M3455-SL002 | 制造商:Alpha Wire 功能描述: |
| M3455-SL005 | 制造商:Alpha Wire 功能描述: |
| M3455-SL199 | 制造商:Alpha Wire 功能描述: |
| M3455-SLATE-100 | 制造商:Alpha Wire 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。