
5
5-11
INTERRUPT CONTROLLER (ICU)
32176 Group User’s Manual (Rev.1.01)
5.3 Interrupt Request Sources in Internal Peripheral I/O
The Interrupt Controller receives as inputs the interrupt requests from MJT (multijunction timer), DMAC, serial I/O,
A-D converter, RTD and CAN. For details about these interrupts, see each section in which the relevant internal
peripheral I/O is described.
Table 5.3.1 Interrupt Request Sources in Internal Peripheral I/O
Interrupt Request Sources
Contents
Number of
ICU Type of Input
Input Sources
Source ( Note 1)
A-D0 conversion interrupt request
A-D0 converter’s scan mode one-shot operation,
1
Edge-recognized
single mode or comparate mode completed
SIO0 transmit interrupt request
SIO0 transmission-completed or transmit buffer empty interrupt
1
Edge-recognized
SIO0 receive interrupt request
SIO0 reception-completed or receive error interrupt
1
Edge-recognized
SIO1 transmit interrupt request
SIO1 transmission-completed or transmit buffer empty interrupt
1
Edge-recognized
SIO1 receive interrupt request
SIO1 reception-completed or receive error interrupt
1
Edge-recognized
SIO2,3 transmit/receive interrupt
SIO2,3 reception-completed or receive error interrupt,
4
Level-recognized
request
transmission-completed or transmit buffer empty interrupt
RTD interrupt request
RTD interrupt generation command
1
Edge-recognized
DMA transfer interrupt request 0
DMA0–4 transfer completed
5
Level-recognized
DMA transfer interrupt request 1
DMA5–9 transfer completed
5
Level-recognized
CAN0 transmit/receive & error
CAN0 transmission or reception completed, CAN0 errorpassive,
35
Level-recognized
interrupt request
CAN0 error bus-off, CAN0 bus error, CAN0 single shot
CAN1 transmit/receive & error
CAN1 transmission or reception completed, CAN1 error passive,
35
Level-recognized
interrupt request
CAN1 error bus-off, CAN1 bus error, CAN1 single shot
MJT output interrupt request 7
MJT output interrupt rgroup 7 (TMS0, TMS1 output)
2
Level-recognized
MJT output interrupt request 6
MJT output interrupt rgroup 6 (TOP8, TOP9 output)
2
Level-recognized
MJT output interrupt request 5
MJT output interrupt rgroup 5 (TOP10 output)
1
Edge-recognized
MJT output interrupt request 4
MJT output interrupt rgroup 4 (TIO4–TIO7 outputs)
4
Level-recognized
MJT output interrupt request 3
MJT output interrupt rgroup 3 (TIO8, TIO9 outputs)
2
Level-recognized
MJT output interrupt request 2
MJT output interrupt rgroup 2 (TOP0–TOP5 outputs)
6
Level-recognized
MJT output interrupt request 1
MJT output interrupt rgroup 1 (TOP6,TOP7 outputs)
2
Level-recognized
MJT output interrupt request 0
MJT output interrupt rgroup 0 (TIO0–TIO3 outputs)
4
Level-recognized
MJT input interrupt request 4
MJT input interrupt group 4 (TIN3 input)
1
Level-recognized
MJT input interrupt request 3
MJT input interrupt group 3 (TIN20–TIN23 inputs)
4
Level-recognized
MJT input interrupt request 2
MJT input interrupt group 2 (TIN16–TIN19 inputs)
4
Level-recognized
MJT input interrupt request 1
MJT input interrupt group 1 (TIN0 input)
1
Level-recognized
Note 1: ICU type of input source
Edge-recognized: Interrupt requests are generated on a falling edge of the interrupt signal supplied to the ICU.
Level-recognized: Interrupt requests are generated when the interrupt signal supplied to the ICU is held low. For
this type of interrupt, the ICU’s Interrupt Control Register IRQ bit cannot be set or cleared in software.
5.3 Interrupt Request Sources in Internal Peripheral I/O