![](http://datasheet.mmic.net.cn/30000/M30622F8PGP_datasheet_2359050/M30622F8PGP_192.png)
Mitsubishi microcomputers
M16C / 62P Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
A-D Converter
192
Under
development
Preliminary Specifications Rev.1.0
Specifications in this manual are tentative and subject to change.
A-D control register 2 (Note 1)
Symbol
Address
After reset
ADCON2
03D416
0016
b7
b6
b5
b4
b3
b2
b1
b0
A-D conversion method
select bit
0 : Without sample and hold
1 : With sample and hold
Bit symbol
Bit name
Function
RW
SMP
Reserved bit
Must always be set to
“0”
0
Note 1: If the ADCON2 register is rewritten during A-D conversion, the conversion result will be indeterminate.
Note 2: If VCC2 < VCC1, do not use AN00 to AN07 and AN20 to AN27 as analog input pins.
Note 3: The AD frequency must be 10 MHz or less. The selected AD frequency is determined by a combination of
the ADCON0 register's CKS0 bit, ADCON1 register's CKS1 bit, and ADCON2 register's CKS2 bit.
A-D input group select bit
0 0 : Port P10 group is selected
0 1 : Must not be set
1 0 : Port P0 group is selected (Note 3)
1 1 : Port P2 group is selected
b2 b1
Frequency select bit 2
(Note 3)
CKS2
ADGSEL0
ADGSEL1
RW
A-D register i (i=0 to 7)
Symbol
Address
After reset
AD0
03C116 to 03C016 Indeterminate
AD1
03C316 to 03C216 Indeterminate
AD2
03C516 to 03C416 Indeterminate
AD3
03C716 to 03C616 Indeterminate
AD4
03C916 to 03C816 Indeterminate
AD5
03CB16 to 03CA16 Indeterminate
AD6
03CD16 to 03CC16 Indeterminate
AD7
03CF16 to 03CE16 Indeterminate
Eight low-order bits of
A-D conversion result
Function
(b15)
b7
b0
(b8)
When the ADCON1 register's
BITS bit is “1” (10-bit mode)
Nothing is assigned.
In an attempt to write to these bits, write “0”. The value, if
read, turns out to be “0”.
When read, the content is
indeterminate
RW
RO
(b3)
Nothing is assigned. In an attempt to write to these bits, write “0”.
The value, if read, turns out to be “0”.
(b7-b5)
0: Selects fAD, fAD divided by 2, or fAD
divided by 4.
1: Selects fAD divided by 3, fAD divided
by 6, or fAD divided by 12.
CKS0
CKS1
CKS2
AD
00
0
00
1
01
0
10
0
10
1
11
0
11
1
Divide-by-4 of fAD
Divide-by-2 of fAD
fAD
Ddivide-by-12 of fAD
01
1
Divide-by-6 of fAD
Divide-by-3 of fAD
Two high-order bits of
A-D conversion result
When the ADCON1 register's
BITS bit is “0” (8-bit mode)
A-D conversion result
Figure 1.22.3. ADCON2 Register, and AD0 to AD7 Registers