- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄42 > LTC4253ACGN#TRPBF (Linear Technology)IC HOT SWAP CONTRLR -48V 16-SSOP Datasheet資料下載
參數(shù)資料
| 型號： | LTC4253ACGN#TRPBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 8/34頁 |
| 文件大?。?/td> | 383K |
| 描述： | IC HOT SWAP CONTRLR -48V 16-SSOP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類型： | 熱交換控制器 |
| 應(yīng)用： | 通用 |
| 內(nèi)部開關(guān)： | 無 |
| 電源電壓： | 8.2 V ~ 14.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SSOP（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SSOP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
LTC4253/LTC4253A
8
425353aff
For more information www.linear.com/4253
TYPICAL PERFORMANCE CHARACTERISTICS
I
PGH
vs Temperature
t
SS
vs Temperature
t
SQ
vs Temperature
TEMPERATURE (癈)
55 35 15 5 25 45 65 85 105 125
4253 G28
60
58
56
54
52
50
48
46
44
42
40
I
IN
= 2mA
V
PWRGD
= 0V
TEMPERATURE (癈)
55 35 15 5 25 45 65 85 105 125
4253 G29
300
290
280
270
260
250
240
230
220
210
200
I
IN
= 2mA
SS PIN FLOATING
V
SS
RAMPS FROM 0.2V TO 2V
TEMPERATURE (癈)
55 35 15 5 25 45 65 85 105 125
4253 G30
500
450
400
350
300
250
200
150
100
50
0
I
IN
= 2mA
V
SQTMR
RAMPS FROM 0.5V TO 3.5V
EN2 (Pin 1): Power Good Status Output Two Enable. This
is a TTL compatible input that is used to control PWRGD2
and PWRGD3 outputs. When EN2 is driven low, both
PWRGD2 and PWRGD3 will go high. When EN2 is driven
high, PWRGD2 will go low provided PWRGD1 has been
active for more than one power good sequence delay
(t
SQT
) provided by the sequencing timer. EN2 can be used
to control the power good sequence. This pin is internally
pulled low by a 120礎(chǔ) current source.
PWRGD2 (Pin 2): Power Good Status Output Two. Power
good sequence starts with PWRGD1 latching active low.
PWRGD2 will latch active low after EN2 goes high and
after one power good sequence delay t
SQT
provided by
the sequencing timer from the time PWRGD1 goes low,
whichever comes later. PWRGD2 is reset by PWRGD1
going high or EN2 going low. This pin is internally pulled
high by a 50礎(chǔ) current source.
PWRGD1 (Pin 3): Power Good Status Output One. At start-
up, PWRGD1 latches active low and starts the power good
sequence when the DRAIN pin is below 2.39V and GATE
is within 2.8V of V
IN
. PWRGD1 status is reset by UV , V
IN
(UVLO), RESET going high or circuit breaker fault time-out.
This pin is internally pulled high by a 50礎(chǔ) current source.
V
IN
(Pin 4): Positive Supply Input. Connect this pin to the
positive side of the supply through a dropping resistor. A
shunt regulator clamps V
IN
at 13V above V
EE
. An internal
undervoltage lockout (UVLO) circuit holds GATE low until
the V
IN
pin is greater than V
LKO
, overriding UV and OV . If
UV is high, OV is low and V
IN
comes out of UVLO, TIMER
starts an initial timing cycle before initiating GATE ramp
up. If V
IN
drops below approximately 8.2V (8.5V for the
LTC4253A), GATE pulls low immediately.
RESET (Pin 5): Circuit Breaker Reset Pin. This is an asyn-
chronous TTL compatible input. RESET going high will pull
GATE, SS, TIMER, SQTIMER low
and the PWRGD outputs
high. The RESET pulse must be wide enough to discharge
any voltage on the TIMER pin below V
TMRL
. After the reset
of a latched fault, the chip waits for the interlock conditions
before recovering as described in Interlock Conditions in
the Operation section.
SS (Pin 6): Soft-Start Pin. This pin is used to ramp inrush
current during start up, thereby effecting control over di/dt.
A 20X attenuated version of the SS pin voltage is presented
to the current limit amplifier. This attenuated voltage limits
the MOSFETs drain current through the sense resistor
during the soft-start current limiting. At the beginning of
PIN FUNCTIONS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC4257CS8 | IC CTRLR INTFACE PWR/ETHER 8SOIC |
| LTC4260IUH#PBF | IC HOT SWAP CNTRL I2C 32-QFN |
| LTC4261IGN-2#PBF | IC CTRLR HOTSWAP W/ADC 28-SSOP |
| LTC4263IS#TRPBF | IC IEEE 803.2AF CNTRLR 14-SOIC |
| LTC4268IDKD-1#PBF | IC PD HIGH POWER W/CNTRL 32-DFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC4253ACUF-ADJ#PBF | 制造商:Linear Technology 功能描述:Hot Swap Controller 1-CH 20-Pin QFN EP |
| LTC4253ACUF-ADJ#TRPBF | 制造商:Linear Technology 功能描述:Hot Swap Controller 1-CH 20-Pin QFN EP T/R |
| LTC4253AIGN#PBF | 功能描述:IC HOT SWAP CONTRLR -48V 16-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:100 系列:- 類型:熱插拔開關(guān) 應(yīng)用:通用 內(nèi)部開關(guān):是 電流限制:可調(diào) 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:10-TDFN-EP（3x3） 包裝:管件 |
| LTC4253AIGN#TRPBF | 功能描述:IC HOT SWAP CONTRLR -48V 16-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:100 系列:- 類型:熱插拔開關(guān) 應(yīng)用:通用 內(nèi)部開關(guān):是 電流限制:可調(diào) 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:10-TDFN-EP（3x3） 包裝:管件 |
| LTC4253AIGN-ADJ | 制造商:LINER 制造商全稱:Linear Technology 功能描述:-48V Hot Swap Controller with Sequencer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。