參數(shù)資料
型號(hào)： LTC4253ACGN#TRPBF
廠商： Linear Technology
文件頁數(shù)： 18/34頁
文件大?。?/td> 383K
描述： IC HOT SWAP CONTRLR -48V 16-SSOP
標(biāo)準(zhǔn)包裝： 2,500
類型： 熱交換控制器
應(yīng)用： 通用
內(nèi)部開關(guān)： 無
電源電壓： 8.2 V ~ 14.5 V
工作溫度： 0°C ~ 70°C
安裝類型： 表面貼裝
封裝/外殼： 16-SSOP（0.154"，3.90mm 寬）
供應(yīng)商設(shè)備封裝： 16-SSOP
包裝： 帶卷 (TR)
LTC4253/LTC4253A
18
425353aff
For more information www.linear.com/4253
APPLICATIONS INFORMATION
POWER GOOD SEQUENCING
After the initial TIMER cycle, GATE ramps up to turn on
the external MOSFET which in turn pulls DRAIN low.
When GATE is within 2.8V of V
IN
 and DRAIN is lower than
V
DRNL
, the power good sequence starts with PWRGD1 pull-
ing active low. This starts off a 5礎(chǔ) pull-up on the SQTIMER
pin which ramps up until it reaches the 4V threshold then
pulls low. When the SQTIMER pin floats, this delay t
SQT
 is
about 300祍. Connecting an external capacitor C
SQ
 from
SQTIMER to V
EE
 modifies the delay to:
 
t
SQT
=
4V  C
SQ
5礎(chǔ)
 
(5)
PWRGD2 asserts when EN2 goes high and PWRGD1 has
asserted for more than one t
SQT
. When PWRGD2 suc-
cessfully pulls low, SQTIMER ramps up on another delay
cycle. PWRGD3 asserts when EN2 and EN3 go high and
PWRGD2 has asserted for more than one t
SQT
.
All three PWRGD signals are reset in UVLO, in UV condi-
tion, if RESET is high or when C
T
 charges up to 4V . In
addition, PWRGD2 is reset by EN2 going low. PWRGD3 is
reset by EN2 or EN3 going low. An overvoltage condition
has no effect on the PWRGD flags. A 50礎(chǔ) current pulls
each PWRGD pin high when reset. As power modules
signal common are different from PWRGD, optoisolation
is recommended. These three pins can sink an optodiode
current. Figure 17 shows an NPN configuration for the
PWRGD interface. A limiting base resistor should be used
for each NPN and the module enable input should have
protection from negative bias current.
SOFT-START
Soft-start is effective in limiting the inrush current during
GATE start-up. Unduly long soft-start intervals can exceed
the MOSFETs SOA duration if powering-up into an active
load. When the SS pin floats, an internal current source
ramps SS from 0V to 2.2V in about 300祍 (0V to 1.4V in
about 200祍 for the LTC4253A). Connecting an external
capacitor, C
SS
, from SS to ground modifies the ramp to
approximate an RC response of:
 
V
SS
(t)H V
SS
1 e
t
R
SS
C
SS
?/DIV>
?/DIV>
?/DIV>
?/DIV>
?/DIV>
?/DIV>
?/DIV>
?/DIV>
 
(6)
An internal resistor divider (95k/5k for the LTC4253 and
47.5k/2.5k for the LTC4253A) scales V
SS
(t) down by 20
times to give the analog current limit threshold:
 
V
ACL
(t)=
V
SS
(t)
20
 V
OS
 
(7)
This allows the inrush current to be limited to V
ACL
(t)/R
S
.
The offset voltage, V
OS
 (10mV), ensures C
SS
 is sufficiently
discharged and the ACL amplifier is in current limit mode
before GATE start-up. SS is discharged low during UVLO
at V
IN
 , UV , OV , during the initial timing cycle, a latched
circuit breaker fault or the RESET pin going high.
GATE
GATE is pulled low to V
EE
 under any of the following condi-
tions: in UVLO, when RESET pulls high, in an undervoltage
condition, in an overvoltage condition, during the initial
timing cycle or a latched circuit breaker fault. When GATE
turns on, a 50礎(chǔ) current source charges the MOSFET gate
and any associated external capacitance. V
IN
 limits the
gate drive to no more than 14.5V .
Gate-drain capacitance (C
GD
) feedthrough at the first
abrupt application of power can cause a gate-source
voltage sufficient to turn on the MOSFET . A unique circuit
pulls GATE low with practically no usable voltage at V
IN
 
and eliminates current spikes at insertion. A large external
gate-source capacitor is thus unnecessary for the purpose
of compensating C
GD
. Instead, a smaller value (e10nF)
capacitor C
C
 is adequate. C
C
 also provides compensation
for the analog current limit loop.
GATE has two comparators: the GATE low comparator looks
for <0.5V threshold prior to initial timing; the GATE high
comparator looks for <2.8V relative to V
IN
 and, together
with DRAIN low comparator, sets PWRGD1 output during
GATE start-up.
相關(guān)PDF資料
PDF描述
LTC4257CS8 IC CTRLR INTFACE PWR/ETHER 8SOIC
LTC4260IUH#PBF IC HOT SWAP CNTRL I2C 32-QFN
LTC4261IGN-2#PBF IC CTRLR HOTSWAP W/ADC 28-SSOP
LTC4263IS#TRPBF IC IEEE 803.2AF CNTRLR 14-SOIC
LTC4268IDKD-1#PBF IC PD HIGH POWER W/CNTRL 32-DFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC4253ACUF-ADJ#PBF 制造商:Linear Technology 功能描述:Hot Swap Controller 1-CH 20-Pin QFN EP
LTC4253ACUF-ADJ#TRPBF 制造商:Linear Technology 功能描述:Hot Swap Controller 1-CH 20-Pin QFN EP T/R
LTC4253AIGN#PBF 功能描述:IC HOT SWAP CONTRLR -48V 16-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:100 系列:- 類型:熱插拔開關(guān) 應(yīng)用:通用 內(nèi)部開關(guān):是 電流限制:可調(diào) 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:10-TDFN-EP（3x3） 包裝:管件
LTC4253AIGN#TRPBF 功能描述:IC HOT SWAP CONTRLR -48V 16-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:100 系列:- 類型:熱插拔開關(guān) 應(yīng)用:通用 內(nèi)部開關(guān):是 電流限制:可調(diào) 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:10-TDFN-EP（3x3） 包裝:管件
LTC4253AIGN-ADJ 制造商:LINER 制造商全稱:Linear Technology 功能描述:-48V Hot Swap Controller with Sequencer
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*