- 您現(xiàn)在的位置：買賣IC網(wǎng) > Datasheet目錄42 > LTC4253ACGN#TRPBF (Linear Technology)IC HOT SWAP CONTRLR -48V 16-SSOP Datasheet資料下載
參數(shù)資料
| 型號： | LTC4253ACGN#TRPBF |
| 廠商： | Linear Technology |
| 文件頁數(shù)： | 14/34頁 |
| 文件大?。?/td> | 383K |
| 描述： | IC HOT SWAP CONTRLR -48V 16-SSOP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類型： | 熱交換控制器 |
| 應(yīng)用： | 通用 |
| 內(nèi)部開關(guān)： | 無 |
| 電源電壓： | 8.2 V ~ 14.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SSOP（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SSOP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
LTC4253/LTC4253A
14
425353aff
For more information www.linear.com/4253
APPLICATIONS INFORMATION
OPERATION
Higher overloads are handled by an analog current limit
loop. If the drop across R
S
reaches V
ACL
, the current
limiting loop servos the MOSFET gate and maintains a
constant output current of V
ACL
/R
S
. In current limit mode,
V
OUT
(MOSFET drain-source voltage drop) typically rises
and this increases MOSFET heating. If V
OUT
> V
DRNCL
,
connecting an external resistor, R
D
between V
OUT
and
DRAIN allows the fault timing cycle to be shortened by
accelerating the charging of the TIMER capacitor. The
TIMER pull-up current is increased by 8 " I
DRN
. Note that
because SENSE > 50mV , TIMER charges C
T
during this
time, and the LTC4253/LTC4253A eventually shut down.
Low impedance failures on the load side of the LTC4253/
LTC4253A, coupled with 48V or more driving potential,
can produce current slew rates well in excess of 50A/祍.
Under these conditions, overshoot is inevitable. A fast
SENSE comparator with a threshold of 200mV detects
overshoot and pulls GATE low much harder and hence
much faster than the weaker current limit loop. The V
ACL
/
R
S
current limit loop then takes over and servos the cur-
rent as previously described. As before, TIMER runs and
shuts down the LTC4253/LTC4253A when C
T
reaches 4V .
If C
T
reaches 4V , the LTC4253/LTC4253A latch off with a
5礎(chǔ) pull-up current source. The LTC4253/LTC4253A circuit
breaker latch is reset by either pulling the RESET pin active
high until TIMER goes low, pulling UV momentarily low,
dropping the input voltage V
IN
below the internal UVLO
threshold or pulsing TIMER momentarily low with a switch.
Although short-circuits are the most obvious fault type,
several operating conditions may invoke overcurrent
protection. Noise spikes from the backplane or load, input
steps caused by the connection of a second, higher voltage
supply, transient currents caused by faults on adjacent
circuit boards sharing the same power bus or the insertion
of non-hot swappable products could cause higher than
anticipated input current and temporary detection of an
overcurrent condition. The action of TIMER and C
T
rejects
these events allowing the LTC4253/LTC4253A to ride out
temporary overloads and disturbances that could trip a
simple current comparator and, in some cases, blow a fuse.
pins, the area in and around the LTC4253 and all associ-
ated components should be free of any other planes such
as chassis ground, return, or secondary-side power and
ground planes.
V
IN
may be biased with additional current up to 30mA, to
accomodate external loading such as the PWRGD opto-
couplers shown in Figure 2. As an alternative to running
higher current, simply buffer V
IN
with an emitter follower
as shown in Figure 3. A method that cascodes the PWRGD
outputs as shown in Figure 17.
V
IN
is rated to handle 30mA within the thermal limits of
the package, and is tested to survive a 100祍, 100mA
SHUNT REGULATOR
A fast responding shunt regulator clamps the V
IN
pin to
13V (V
Z
). Power is derived from 48RTN by an external
current limiting resistor, R
IN
. A 1礔 decoupling capacitor,
C
IN
filters supply transients and contributes a short delay
at start-up.
To meet creepage requirements R
IN
may be split into two
or more series connected units. This introduces a wider
total spacing than is possible with a single component
while at the same time ballasting the potential across the
gap under each resistor. The LTC4253 is fundamentally a
low voltage device that operates with 48V as its reference
ground. To further protect against arc discharge into its
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC4257CS8 | IC CTRLR INTFACE PWR/ETHER 8SOIC |
| LTC4260IUH#PBF | IC HOT SWAP CNTRL I2C 32-QFN |
| LTC4261IGN-2#PBF | IC CTRLR HOTSWAP W/ADC 28-SSOP |
| LTC4263IS#TRPBF | IC IEEE 803.2AF CNTRLR 14-SOIC |
| LTC4268IDKD-1#PBF | IC PD HIGH POWER W/CNTRL 32-DFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC4253ACUF-ADJ#PBF | 制造商:Linear Technology 功能描述:Hot Swap Controller 1-CH 20-Pin QFN EP |
| LTC4253ACUF-ADJ#TRPBF | 制造商:Linear Technology 功能描述:Hot Swap Controller 1-CH 20-Pin QFN EP T/R |
| LTC4253AIGN#PBF | 功能描述:IC HOT SWAP CONTRLR -48V 16-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:100 系列:- 類型:熱插拔開關(guān) 應(yīng)用:通用 內(nèi)部開關(guān):是 電流限制:可調(diào) 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:10-TDFN-EP（3x3） 包裝:管件 |
| LTC4253AIGN#TRPBF | 功能描述:IC HOT SWAP CONTRLR -48V 16-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:100 系列:- 類型:熱插拔開關(guān) 應(yīng)用:通用 內(nèi)部開關(guān):是 電流限制:可調(diào) 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:10-TDFN-EP（3x3） 包裝:管件 |
| LTC4253AIGN-ADJ | 制造商:LINER 制造商全稱:Linear Technology 功能描述:-48V Hot Swap Controller with Sequencer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。