參數(shù)資料
型號: LTC3226EUD#TRPBF
廠商: LINEAR TECHNOLOGY CORP
元件分類: 穩(wěn)壓器
英文描述: SWITCHED CAPACITOR REGULATOR, PQCC16
封裝: 3 X 3 MM, LEAD FREE, PLASTIC, MO-220WEED-2, QFN-16
文件頁數(shù): 14/16頁
文件大小: 431K
代理商: LTC3226EUD#TRPBF
LTC3226
7
3226f
PIN FUNCTIONS
VOUT (Pin 1): Voltage Output. This pin is used to provide
power to an external load from either the primary input
supply (VIN) or the supercapacitor (CPO) if the primary
input supply is not available. VOUT should be bypassed
with a low ESR ceramic capacitor of at least 47F capaci-
tance to GND.
PFO (Pin 2): Open-Drain Power-Fail Status Output. This
pin is pulled to ground by an internal N-channel MOSFET
when the PFI input is below 1.2V. Once the PFI input re-
covers, this pin becomes high impedance.
PFI (Pin 3): Power-Fail Input. High impedance input to
an accurate comparator with a 1.2V falling threshold and
20mV hysteresis. This pin controls the state of the PFO
output pin and the operating mode of the LTC3226.
LDO_FB (Pin 4): Internal LDO Feedback Pin. The voltage
on this pin is compared to the internal reference voltage
(0.8V) by the error amplifier to keep the output in regula-
tion.AnexternalresistordividerisrequiredbetweenVOUT,
LDO_FB and GND to program the LDO output voltage. See
the Applications Information section.
GATE (Pin 5): External FET Gate Pin. This pin is driven
by an internal ideal diode controller to regulate VOUT to
15mV below VIN.
RST_FB (Pin 6): Reset Comparator Input. High imped-
ance input to an accurate comparator with a 0.74V falling
threshold and 20mV hysteresis. This pin controls the
state of the RST output pin. An external resistor divider
is required between VOUT, RST_FB and GND. It can be
the same resistor divider as the LDO_FB divider. See the
Applications Information section.
RST (Pin 7): Open-Drain Status Output of the RESET
Comparator. This pin is pulled to ground by an internal
N-channelMOSFETwhenevertheRST_FBpinvoltagefalls
below 0.74V. Once the RST_FB pin voltage recovers, the
pin becomes high impedance after a 290ms delay indicat-
ing that VOUT is within 7.5% of its programmed value.
EN_CHG (Pin 8): Enable Pin for the Charge Pump Super-
capacitor Charger with an Internal Pull-Up. Tie this pin to
a voltage below 0.4V to disable the internal charge pump.
PROG (Pin 9): Charger Input Current Limit Programming
Pin. A resistor connected between this pin and GND sets
the input current limit for the charger. See the Applications
Information section.
CPO_FB (Pin 10): Feedback Pin for the Charge Pump. The
voltage on this pin is compared to the internal reference
voltage (1.2V) to keep the charge pump output CPO in
regulation.Anexternalresistordividerisrequiredbetween
CPO, CPO_FB and GND to program the CPO output volt-
age. See the Applications Information section.
CAPGOOD (Pin 11): Open-Drain Status Output of the
CPO Voltage. This pin is pulled to ground by an internal
N-channel MOSFET until CPO_FB pin reaches 1.11V. Once
the CPO_FB pin exceeds 1.11V, this pin becomes high
impedance indicating that the CPO voltage is within 7.5%
of its target value.
C(Pin 12): Internal Charge Pump Flying Capacitor
Negative Terminal.
VIN(Pin13):PrimaryInputSupply.Thispinsuppliespower
to the VOUT pin through an external P-channel MOSFET
and also to the supercapacitors attached to the CPO and
VMID pins. VIN should be bypassed to GND with a low
ESR ceramic capacitor of at least 2.2μF depending on the
load transient.
VMID (Pin 14): Midpoint of Two Series Supercapacitors.
C+(Pin15):InternalChargePumpFlyingCapacitorPositive
Terminal. A 1μF to 10μF X5R or X7R ceramic capacitor
should be connected from C+ to C.
CPO (Pin 16): Backup Supply Pin. Connect CPO to the top
plate of the top supercapacitor. This pin receives power
from VIN through an internal charge pump doubler and
supplies power to VOUT through an internal LDO when the
primary input supply has failed.
GND (Exposed Pad Pin 17): Ground. The exposed pad
should be connected to a continuous ground plane on
the second layer of the printed circuit board by several
vias directly under the part to achieve optimal thermal
performance.
相關(guān)PDF資料
PDF描述
LTC3226IUD#PBF SWITCHED CAPACITOR REGULATOR, PQCC16
LTC3400BES6#PBF 0.85 A SWITCHING REGULATOR, 1500 kHz SWITCHING FREQ-MAX, PDSO6
LTC3404MPMS8#PBF 1.5 A SWITCHING REGULATOR, 1650 kHz SWITCHING FREQ-MAX, PDSO8
LTC3404IMS8#PBF 1.5 A SWITCHING REGULATOR, 1650 kHz SWITCHING FREQ-MAX, PDSO8
LTC3404MPMS8#TRPBF 1.5 A SWITCHING REGULATOR, 1650 kHz SWITCHING FREQ-MAX, PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC3226IUD 制造商:LINEAR 制造商全稱:LINEAR 功能描述:2-Cell Supercapacitor Charger with Backup PowerPath Controller
LTC3226IUD#PBF 功能描述:IC 2CELL SUPERCAP CHARGE 16QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 電源管理 - 專用 系列:PowerPath™ 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:手持/移動設(shè)備 電流 - 電源:- 電源電壓:3 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-LLP-EP(4x4) 包裝:Digi-Reel® 配用:LP3905SD-30EV-ND - BOARD EVALUATION LP3905SD-30 其它名稱:LP3905SD-30DKR
LTC3226IUD#TRPBF 功能描述:IC 2CELL SUPERCAP CHARGE 16QFN RoHS:是 類別:集成電路 (IC) >> PMIC - 電源管理 - 專用 系列:PowerPath™ 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:手持/移動設(shè)備 電流 - 電源:- 電源電壓:3 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-LLP-EP(4x4) 包裝:Digi-Reel® 配用:LP3905SD-30EV-ND - BOARD EVALUATION LP3905SD-30 其它名稱:LP3905SD-30DKR
LTC3230 制造商:LINER 制造商全稱:Linear Technology 功能描述:5-LED Main/Sub Display Driver with Dual LDO
LTC3230EUD#PBF 功能描述:IC LED DRIVR WHITE BCKLGT 20-QFN RoHS:是 類別:集成電路 (IC) >> PMIC - LED 驅(qū)動器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 恒定電流:- 恒定電壓:- 拓?fù)?升壓(升壓),切換式電容器(充電泵) 輸出數(shù):1 內(nèi)部驅(qū)動器:是 類型 - 主要:背光 類型 - 次要:白色 LED 頻率:625kHz ~ 875kHz 電源電壓:2.7 V ~ 5.3 V 輸出電壓:5V 安裝類型:表面貼裝 封裝/外殼:10-TFSOP,10-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:10-µMAX 包裝:帶卷 (TR) 工作溫度:-40°C ~ 85°C