參數(shù)資料
型號: LTC2428C
廠商: Linear Technology Corporation
英文描述: 16-Bit 2.5-V to 3.3-V/3.3-V To 5-V Level Shifting Transceiver With 3-State Outputs 56-BGA MICROSTAR JUNIOR -40 to 85
中文描述: 4-/8-Channel 20位ADC的無延遲uPower
文件頁數(shù): 6/28頁
文件大?。?/td> 317K
代理商: LTC2428C
6
LTC2424/LTC2428
PI
FU
CTIO
N
S
U
U
GND (Pins 1, 6, 16, 18, 22, 27, 28):
Ground. Should be
connected directly to a ground plane through a minimum
length trace or it should be the single-point-ground in a
single-point grounding system.
V
CC
(Pins 2, 8):
Positive Supply Voltage. 2.7V
V
CC
5.5V. Bypass to GND with a 10
μ
F tantalum capacitor in
parallel with 0.1
μ
F ceramic capacitor as close to the part
as possible.
FS
SET
(Pin 3):
Full-Scale Set Input. This pin defines the
full-scale input value. When V
IN
= FS
SET
, the ADC outputs
full scale (FFFFF
H
). The total reference voltage (V
REF
) is
FS
SET
– ZS
SET
.
ADCIN (Pin 4):
Analog Input. The input voltage range is
–0.125 V
REF
to 1.125 V
REF
. For V
REF
> 2.5V the input
voltage range may be limited by the pin absolute maxi-
mum rating of –0.3V to V
CC
+ 0.3V.
ZS
SET
(Pin 5):
Zero-Scale Set Input. This pin defines the
zero-scale input value. When V
IN
= ZS
SET
, the ADC outputs
zero scale (00000
H
). For pin compatibility with the LTC2404/
LTC2408 this pin must be grounded.
MUXOUT (Pin 7):
MUX Output. This pin is the output of the
multiplexer. Tie to ADCIN for normal operation.
CH0 (Pin 9):
Analog Multiplexer Input.
CH1 (Pin 10):
Analog Multiplexer Input.
CH2 (Pin 11):
Analog Multiplexer Input.
CH3 (Pin 12):
Analog Multiplexer Input.
CH4 (Pin 13):
Analog Multiplexer Input. No connect on the
LTC2424.
CH5 (Pin 14):
Analog Multiplexer Input. No connect on the
LTC2424.
CH6 (Pin 15):
Analog Multiplexer Input. No connect on the
LTC2424.
CH7 (Pin 17):
Analog Multiplexer Input. No connect on the
LTC2424.
CLK (Pin 19):
Shift Clock for Data In. This clock synchro-
nizes the serial data transfer into the MUX. For normal
operation, drive this pin in parallel with SCK.
CSMUX (Pin 20):
MUX Chip Select Input. A logic high on
this input allows the MUX to receive a channel address. A
logic low enables the selected MUX channel and connects
it to the MUXOUT pin for A/D conversion. For normal
operation, drive this pin in parallel with CSADC.
D
IN
(Pin 21):
Digital Data Input. The multiplexer address
is shifted into this input on the last four rising CLK edges
before CSMUX goes low.
CSADC (Pin 23):
ADC Chip Select Input. A low on this pin
enables the SDO digital output and following each conver-
sion, the ADC automatically enters the Sleep mode and
remains in this low power state as long as CSADC is high.
A high on this pin also disables the SDO digital output. A
low-to-high transition on CSADC during the Data Output
state aborts the data transfer and starts a new conversion.
For normal operation, drive this pin in parallel with CSMUX.
SDO (Pin 24):
Three-State Digital Output. During the data
output period this pin is used for serial data output. When
the chip select CSADC is high (CSADC = V
CC
), the SDO pin
is in a high impedance state. During the Conversion and
Sleep periods, this pin can be used as a conversion status
output. The conversion status can be observed by pulling
CSADC low.
SCK (Pin 25):
Shift Clock for Data Out. This clock synchro-
nizes the serial data transfer of the ADC data output. Data
is shifted out of SDO on the falling edge of SCK. For normal
operation, drive this pin in parallel with CLK.
F
O
(Pin 26):
Digital input which controls the ADC’s notch
frequencies and conversion time. When the F
O
pin is
connected to V
CC
(F
O
= V
CC
), the converter uses its internal
oscillator and the digital filter first null is located at 50Hz.
When the F
O
pin is connected to GND (F
O
= OV), the
converter uses its internal oscillator and the digital filter
first null is located at 60Hz. When F
O
is driven by an
external clock signal with a frequency f
EOSC
, the converter
uses this signal as its clock and the digital filter first null is
located at a frequency f
EOSC
/2560. The resulting output
word rate is f
EOSC
/20480.
相關(guān)PDF資料
PDF描述
LTC2428CG 4-/8-Channel 20-Bit uPower No Latency ADCs
LTC2428I 4-/8-Channel 20-Bit uPower No Latency ADCs
LTC2428IG 4-/8-Channel 20-Bit uPower No Latency ADCs
LTC2442 24-Bit High Speed 4-Channel Delta-Sigma ADC with Integrated Amplifi er
LTC2442CG 24-Bit High Speed 4-Channel Delta-Sigma ADC with Integrated Amplifi er
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LTC2428CG 功能描述:IC ADC 20BIT 8CH MICROPWR 28SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極
LTC2428CG#PBF 功能描述:IC ADC 20BIT 8CH MICROPWR 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
LTC2428CG#TR 功能描述:IC ADC 20BIT 8CH MICROPWR 28SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極
LTC2428CG#TRPBF 功能描述:IC ADC 20BIT 8CH MICROPWR 28SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極
LTC2428CGPBF 制造商:Linear Technology 功能描述:ADC,LTC2428C 20bit D-S 8 ch SPI SSOP