- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385506 > LTC2208IUP-14 (LINEAR TECHNOLOGY CORP) 14-Bit, 130Msps ADC PDF資料下載
參數(shù)資料
| 型號： | LTC2208IUP-14 |
| 廠商： | LINEAR TECHNOLOGY CORP |
| 元件分類： | ADC |
| 英文描述： | 14-Bit, 130Msps ADC |
| 中文描述： | 1-CH 14-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC64 |
| 封裝： | 9 X 9 MM, PLASTIC, MO-220WNJR-5, QFN-64 |
| 文件頁數(shù)： | 23/28頁 |
| 文件大小： | 1056K |
| 代理商： | LTC2208IUP-14 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁
LTC2208-14
23
220814f
resistor, even if the signal is not used (such as OF
+
/OF
–
or
CLKOUT
+
/CLKOUT
–
). To minimize noise the PC board
traces for each LVDS output pair should be routed close
together. To minimize clock skew, all LVDS PC board traces
should have about the same length.
In Low Power LVDS Mode 1.75mA is steered between
the differential outputs, resulting in ±175mV at the LVDS
receiver’s 100
Ω
termination resistor. The output com-
mon mode voltage is 1.20V, the same as standard LVDS
Mode.
Data Format
The LTC2208-14 parallel digital output can be selected
for offset binary or 2’s complement format. The format
is selected with the MODE pin. This pin has a four level
logic input, centered at 0, 1/3V
DD
, 2/3V
DD
and V
DD
. An
external resistor divider can be used to set the 1/3V
DD
and 2/3V
DD
logic levels. Table 2 shows the logic states
for the MODE pin.
Table 2. MODE Pin Function
Clock Duty
Cycle Stabilizer
Off
On
On
Off
MODE
0(GND)
1/3V
DD
2/3V
DD
V
DD
Output Format
Offset Binary
Offset Binary
2’s Complement
2’s Complement
Figure 11. Equivalent Circuit for a Digital Output Buffer
APPLICATIOU
output may be used but is not required since the ADC has
a series resistor of 43
Ω
on chip.
Lower OV
DD
voltages will also help reduce interference
from the digital outputs.
W
U
U
Digital Output Buffers (LVDS Modes)
Figure 12 shows an equivalent circuit for an LVDS output
pair. A 3.5mA current is steered from OUT
+
to OUT
–
or
vice versa, which creates a ±350mV differential voltage
across the 100
Ω
termination resistor at the LVDS receiver.
A feedback loop regulates the common mode output volt-
age to 1.20V. For proper operation each LVDS output pair
must be terminated with an external 100
Ω
termination
Figure 12. Equivalent Output Buffer in LVDS Mode
LTC2208-14
2208 F11
OV
DD
V
DD
V
DD
0.1
μ
F
TYPICAL
DATA
OUTPUT
OGND
43
OV
DD
0.5V
TO 3.6V
PREDRIVER
LOGIC
DATA
FROM
LATCH
LTC2208-14
2208-14 F12
3.5mA
1.20V
LVDS
RECEIVER
OGND
10k
10k
V
DD
V
DD
0.1
μ
F
OV
DD
3.3V
PREDRIVER
LOGIC
DATA
FROM
LATCH
+
–
OV
DD
OV
DD
43
43
100
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC2208UP-14 | 14-Bit, 130Msps ADC |
| LTC2208 | 16-Bit, 130Msps ADC |
| LTC2208CUP | 16-Bit, 130Msps ADC |
| LTC2208IUP | 16-Bit, 130Msps ADC |
| LTC2208UP | 16-Bit, 130Msps ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LTC2208IUP-14#PBF | 制造商:Linear Technology 功能描述:ADC Single Pipelined 130Msps 14-bit Parallel/LVDS 64-Pin QFN EP 制造商:Linear Technology 功能描述:IC ADC 14BIT 130MSPS 64-QFN |
| LTC2208IUP-14#TR | 制造商:Linear Technology 功能描述:IC ADC 14BIT 130MSPS 64-QFN |
| LTC2208IUP-14#TRPBF | 制造商:Linear Technology 功能描述:ADC Single Pipelined 130Msps 14-bit Parallel/LVDS 64-Pin QFN EP T/R 制造商:Linear Technology 功能描述:IC ADC 14BIT 130MSPS 64-QFN |
| LTC2208IUPPBF | 制造商:Linear Technology 功能描述:ADC, 16 Bit, 130Msps, LTC2208IUPPBF |
| LTC2208UP | 制造商:LINER 制造商全稱:Linear Technology 功能描述:16-Bit, 130Msps ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。