- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358934 > LPC47M112 (SMSC Corporation) ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE PDF資料下載
參數(shù)資料
| 型號： | LPC47M112 |
| 廠商： | SMSC Corporation |
| 英文描述： | ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE |
| 中文描述： | 增強(qiáng)的超級I / O控制器，LPC接口 |
| 文件頁數(shù)： | 99/228頁 |
| 文件大?。?/td> | 1269K |
| 代理商： | LPC47M112 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁當(dāng)前第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁
Wake Up From Auto Powerdown
If the part enters the powerdown state through the auto powerdown mode, then the part can be awakened by reset or
by appropriate access to certain registers.
If a hardware or software reset is used then the part will go through the normal reset sequence. If the access is
through the selected registers, then the FDC resumes operation as though it was never in powerdown. Besides
activating the PCI_RESET# pin or one of the software reset bits in the DOR or DSR, the following register accesses
will wake up the part:
1. Enabling any one of the motor enable bits in the DOR register (reading the DOR does not awaken the part).
2. A read from the MSR register.
3. A read or write to the Data register.
Once awake, the FDC will reinitiate the auto powerdown timer for 10 ms. The part will powerdown again when all
the powerdown conditions are satisfied.
SMSC DS – LPC47M192
Page 99
Rev. 03/30/05
DATASHEET
Register Behavior
Table 46illustrates the AT and PS/2 (including Model 30) configuration registers available and the type of access
permitted. In order to maintain software transparency, access to all the registers must be maintained. As Table 46
shows, two sets of registers are distinguished based on whether their access results in the part remaining in
powerdown state or exiting it.
Access to all other registers is possible without awakening the part. These registers can be accessed during
powerdown without changing the status of the part. A read from these registers will reflect the true status as shown
in the register description in the FDC description. A write to the part will result in the part retaining the data and
subsequently reflecting it when the part awakens. Accessing the part during powerdown may cause an increase in
the power consumption by the part. The part will revert back to its low power mode when the access has been
completed.
Pin Behavior
The LPC47M192 is specifically designed for systems in which power conservation is a primary concern. This makes
the behavior of the pins during powerdown very important.
The pins of the LPC47M192 can be divided into two major categories: system interface and floppy disk drive
interface. The floppy disk drive pins are disabled so that no power will be drawn through the part as a result of any
voltage applied to the pin within the part’s power supply range. Most of the system interface pins are left active to
monitor system accesses that may wake up the part.
Table 46 - PC/AT and PS/2 Available Registers
AVAILABLE REGISTERS
PC-AT
PS/2 (MODEL 30)
BASE +
ADDRESS
ACCESS PERMITTED
Access to these registers DOES NOT wake up the part
----
----
DOR (1)
---
DSR (1)
---
DIR
CCR
Access to these registers wakes up the part
MSR
Data
00H
01H
02H
03H
04H
06H
07H
07H
SRA
SRB
DOR (1)
---
DSR (1)
---
DIR
CCR
R
R
R/W
---
W
---
R
W
04H
05H
MSR
Data
R
R/W
Note 1
: Writing to the DOR or DSR does not wake up the part, however, writing any of the motor enable bits or
doing a software reset (via DOR or DSR reset bits) will wake up the part.
System Interface Pins
Table 47 gives the state of the interface pins in the powerdown state. Pins unaffected by the powerdown are labeled
“Unchanged.”
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LPC47M112-MC | ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE |
| LPC47M112-MW | ENHANCED SUPER I/O CONTROLLER WITH LPC INTERFACE |
| LPC47N252-SD | Advanced Notebook I/O Controller with On-Board FLASH |
| LPC47N252-SG | Advanced Notebook I/O Controller with On-Board FLASH |
| LPC47M172-NR | ADVANCED I/O CONTROLLER WITH MOTHERBOARD GLUE LOGIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LPC47M112_07 | 制造商:SMSC 制造商全稱:SMSC 功能描述:Enhanced Super I/O Controller with LPC Interface |
| LPC47M112-MC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| LPC47M112-MW | 功能描述:以太網(wǎng) IC Enhanced Super I/O Cntrl LPC Interface RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| LPC47M133-NC | 制造商:SMSC 功能描述: |
| LPC47M140-NC | 制造商:SMSC 制造商全稱:SMSC 功能描述:128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。