參數(shù)資料
型號: LP62S4096E-I
廠商: AMIC Technology Corporation
英文描述: 512K X 8 BIT LOW VOLTAGE CMOS SRAM
中文描述: 為512k × 8位低電壓CMOS的SRAM
文件頁數(shù): 8/14頁
文件大?。?/td> 162K
代理商: LP62S4096E-I
LP62S4096E-T Series
(January, 2002, Version 2.0)
3
AMIC Technology, Inc.
Block Diagram
ROW
DECODER
1024 X 4096
MEMORY ARRAY
INPUT DATA
CIRCUIT
COLUMN I/O
CONTROL
CIRCUIT
I/O8
I/O1
A18
A17
A16
A0
VCC
GND
CE1
CE2
OE
WE
Pin Description
Symbol
Description
A0 - A18
Address Inputs
I/O1 - I/O8
Data Input/Outputs
GND
Ground
CE1, CE2
Chip Enable
OE
Output Enable
WE
Write Enable
VCC
Power Supply
Recommended DC Operating Conditions
(TA = -25
°C to + 85°C)
Symbol
Parameter
Min.
Typ.
Max.
Unit
VCC
Supply Voltage
2.7
3.0
3.6
V
GND
Ground
0
V
VIH
Input High
Voltage
2.2
-
VCC
+ 0.3
V
VIL
Input Low Voltage
-0.3
0
+0.6
V
CL
Output Load
-
30
pF
TTL
Output Load
-
1
-
相關(guān)PDF資料
PDF描述
LP62S4096E-T 512K X 8 BIT LOW VOLTAGE CMOS SRAM
LP8900TLE-3333 DUAL OUTPUT, FIXED POSITIVE LDO REGULATOR, PBGA6
LP8900TLE-AACB DUAL OUTPUT, FIXED POSITIVE LDO REGULATOR, PBGA6
LP8900TLX-3333 DUAL OUTPUT, FIXED POSITIVE LDO REGULATOR, PBGA6
LP8900TLX-AACB DUAL OUTPUT, FIXED POSITIVE LDO REGULATOR, PBGA6
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LP62S4096E-T 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:512K X 8 BIT LOW VOLTAGE CMOS SRAM
LP62S4096EU-55LLI 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:512K X 8 BIT LOW VOLTAGE CMOS SRAM
LP62S4096EU-55LLT 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:512K X 8 BIT LOW VOLTAGE CMOS SRAM
LP62S4096EU-70LLI 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:512K X 8 BIT LOW VOLTAGE CMOS SRAM
LP62S4096EU-70LLT 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:512K X 8 BIT LOW VOLTAGE CMOS SRAM