- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385493 > LMX2531LQ1500E (NATIONAL SEMICONDUCTOR CORP) High Performance Frequency Synthesizer System with Integrated VCO PDF資料下載
參數(shù)資料
| 型號(hào)： | LMX2531LQ1500E |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | High Performance Frequency Synthesizer System with Integrated VCO |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 80 MHz, QCC36 |
| 封裝： | 6 X 6 MM, 0.80 MM HEIGHT, LEAD FREE, LLP-36 |
| 文件頁(yè)數(shù)： | 15/23頁(yè) |
| 文件大?。?/td> | 561K |
| 代理商： | LMX2531LQ1500E |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)
2.0 General Programming Information
(Continued)
2.3 REGISTER R2
2.3.1 R[5:0] -- R Counter Value
These bits determine the phase detector frequency. The OSCin frequency is divided by this R counter value. Note that only the
values of 1, 2, 4, 8, 16, and 32 are allowed.
R Value
Fractional Denominator
Restrictions
R[5:0]
0,3,5-7,
9-15,17-31,
33-63
1
2
4
8
16
32
n/a
These values are illegal.
none
none
none
none
0
0
0
0
0
1
0
0
0
0
1
0
0
0
0
1
0
0
0
0
1
0
0
0
0
1
0
0
0
0
1
0
0
0
0
0
Must be divisible by 2
Must be divisible by 4
Note that the R counter value can put some restrictions on the fractional denominator. In the case that it is 16, the fractional
denominator must be divisible by 2, which is equivalent to saying that the LSB of the fractional denominator word is zero. In the
case that the R counter is 32, the two LSB bits of the fractional denominator word must also be zero, which is equivalent to saying
that the fractional denominator must be divisible by 4. Because the fractional denominator can be very large, this should cause
no issues. For instance, if one wanted to achieve a fractional word of 1/65, and the R counter value was 16, the fractional word
could be changed t0 4/260 ,and the same resolution could be achieved.
2.3.2 DEN[21:12] and DEN[11:0]-- Fractional Denominator
These bits determine the fractional denominator. Note that the MSB bits for this word are in register R3. If the FDM bit is set to
0, DEN[21:12] are ignored. The fractional denominator should only be set to zero if the fractional circuitry is being disabled by
setting ORDER=1. A value of one never makes sense to use. All other values could reasonably be used in fractional mode.
DEN[21:12]
DEN[11:0]
Fractional
Denominator
0
...
4095
4096
...
4194303
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
L
www.national.com
15
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LMX2531LQ1742 | Evaluation Board Operating Instructions |
| LMX2531LQ1742FPEB | Evaluation Board Operating Instructions |
| LMX3305SLBX | Triple Phase Locked Loop for RF Personal Communications |
| LMX3305 | Triple Phase Locked Loop for RF Personal Communications |
| LMX4168FLQ | Radio Transceiver for DECT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMX2531LQ1500E/NOPB | 功能描述:鎖相環(huán) - PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| LMX2531LQ1500E_08 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:High Performance Frequency Synthesizer System with Integrated VCO |
| LMX2531LQ1500EX | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:High Performance Frequency Synthesizer System with Integrated VCO |
| LMX2531LQ1515E | 制造商:Texas Instruments 功能描述:PLL Frequency Synthesizer Single 1450MHz to 1580MHz 36-Pin LLP EP T/R 制造商:Texas Instruments 功能描述:CLOCK SYNTHESIZER 1.6GHZ 36LLP |
| LMX2531LQ1515E/NOPB | 功能描述:鎖相環(huán) - PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。