- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄44574 > LMX2515LQX0701/NOPB (NATIONAL SEMICONDUCTOR CORP) PLL FREQUENCY SYNTHESIZER, 26 MHz, QCC28 PDF資料下載
參數(shù)資料
| 型號： | LMX2515LQX0701/NOPB |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | PLL合成/DDS/VCOs |
| 英文描述： | PLL FREQUENCY SYNTHESIZER, 26 MHz, QCC28 |
| 封裝： | 5 X 5 MM, 0.75 MM HEIGHT, LLP-28 |
| 文件頁數(shù)： | 16/16頁 |
| 文件大?。?/td> | 231K |
| 代理商： | LMX2515LQX0701/NOPB |
Functional Description (Continued)
VCO SELECTION
The RF_SEL bit must be used to select the RF VCO output.
When using the LMX2515LQ0701 the RF_SEL bit must be
set to "0". When using the LMX2515LQ1321 the RF_SEL bit
must be set to "1".
TABLE 2. VCO Selection
RF_SEL Bit
Mode
0
LMX2515LQ0701
1
LMX2515LQ1321
LOCK DETECT MODE
The LD output can be used to indicate the lock status of the
PLL. Bit 6 in Register R1 determines the signal that appears
on the LD pin. When the PLL is not locked, the LD pin
remains LOW. After obtaining phase lock, the LD pin will
have a logical HIGH level. The LD output is always low when
the LD register bit is 0 and in power down mode.
TABLE 3. Lock Detect Modes
LD Bit
Mode
0
Disable (GND)
1
Enable
TABLE 4. Lock Detect Logic
RF-PLL Section
LD Output
Locked
HIGH
Not Locked
LOW
Note 9: LD output becomes low when the phase error is larger than tW2.
Note 10: LD output becomes high when the phase error is less than tW1 for
four or more consecutive cycles.
Note 11: Phase Error is measured on leading edge. Only errors greater than
tW1 and tW2 are labeled.
Note 12:
tW1 is 5ns for LMX2515LQ1321 and 10ns for LMX2515LQ0701.
tW2 is 10ns for both bands.
Note 13: The lock detect comparison occurs with every 64th cycle of the
phase comparison frequency.
20068808
FIGURE 2. Lock Detect Timing Diagram Waveform (Notes 9, 10, 11, 12, 13)
LMX2515
www.national.com
9
相關PDF資料 |
PDF描述 |
|---|---|
| LMX2525LQ1321/NOPB | PLL FREQUENCY SYNTHESIZER, 26 MHz, QCC24 |
| LMZ12001EXTTZE | SWITCHING REGULATOR, 1000 kHz SWITCHING FREQ-MAX, PSSO7 |
| LMZ12001TZE-ADJ | SWITCHING REGULATOR, 1000 kHz SWITCHING FREQ-MAX, PSSO7 |
| LMZ12002EXTTZX-ADJ | SWITCHING REGULATOR, PSSO7 |
| LMZ12002EXTTZX | SWITCHING REGULATOR, 1000 kHz SWITCHING FREQ-MAX, PSSO7 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| LMX2515LQX1321 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum⑩ Frequency Synthesizer System with Integrated VCO |
| LMX2522 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum Frequency Synthesizer System with Integrated VCOs |
| LMX25221635EVAL | 制造商:OC White Company 功能描述:Evaluation Board For LMX2522 PLLatinum Frequency Synthesizer System |
| LMX25221635EVAL/NOPB | 功能描述:EVALUATION BOARD FOR LMX2522XXXX RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:PLLatinum™ 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| LMX2522LQ1635 | 功能描述:鎖相環(huán) - PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。