參數(shù)資料
型號: LMX2515LQX0701/NOPB
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: PLL合成/DDS/VCOs
英文描述: PLL FREQUENCY SYNTHESIZER, 26 MHz, QCC28
封裝: 5 X 5 MM, 0.75 MM HEIGHT, LLP-28
文件頁數(shù): 13/16頁
文件大小: 231K
代理商: LMX2515LQX0701/NOPB
Electrical Characteristics (V
IN = 2.8 V, refer to Typical Application Circuit; Limits in standard typeface are for
TA = 25 C; Limits in boldface type apply over the operating temperature range from -20 C
≤ T
A
≤ 75 C unless otherwise
noted.) (Continued)
Symbol
Parameter
Condition
Min
Typ
Max
Units
RF VCO
L(f)
RFout
Phase Noise in Normal Mode.
@ 25 kHz offset
-95
-93
-91
dBc/Hz
@ 50 kHz offset
-106
-103
-101
dBc/Hz
@ 100 kHz offset
-115
-113
-111
dBc/Hz
@ 1 MHz offset
-135
-133
dBc/Hz
2nd Harmonic Suppression
-25
dBc
3rd Harmonic Suppression
-20
dBc
Spurious Tones
@
≤ 25 kHz offset
-45
dBc
@ 25 kHz < offset
≤ 50 kHz
-60
dBc
@ 50 kHz < offset
≤ 100 kHz
-69
dBc
@ offset > 100 kHz
-75
dBc
DIGITAL INTERFACE (DATA, CLK, LE, LD, CE)
V
IH
High-Level Input Voltage
0.8 V
CC
V
CC
V
0.8 V
DD
V
DD
V
IL
Low-Level Input Voltage
-0.3
0.2 V
CC
V
-0.3
0.2 V
DD
V
I
IH
High-Level Input Current
-10
10
A
I
IL
Low-Level Input Current
-10
10
A
Input Capacitance
3
pF
Rise/Fall Time
30
ns
V
OH
High-Level Output Voltage
V
CC - 0.4
V
DD - 0.4
V
OL
Low-Level Output Voltage
0.4
V
Output Capacitance
5pF
MICROWIRE INTERFACE TIMING
t
CS
Data to Clock Set Up Time
50
ns
t
CH
Data to Clock Hold Time
10
ns
t
CWH
Clock Pulse Width HIGH
50
ns
t
CWL
Clock Pulse Width LOW
50
ns
t
ES
Clock to Latch Enable Set Up Time
50
ns
t
EW
Latch Enable Pulse Width
50
ns
Note 4: The reference frequency must also be programmed using the OSC_FREQ control bit. For other reference frequencies, please contact National
Semiconductor.
Note 5: For other frequency ranges, please contact National Semiconductor.
Note 6: Lock time is defined as the time difference between the beginning of the frequency transition and the point at which the frequency remains within +/-1 kHz
of the final frequency.
Note 7: Lock time is defined as the time difference between the beginning of the frequency transition and the point at which the frequency remains within +/-3 kHz
of the final frequency.
Note 8: All limits are guaranteed. All electrical characteristics having room temperature limits are tested during production with TA = 25 C or correlated using
Statistical Quality Control (SQC) methods. All hot and cold limits are guaranteed by correlating the electrical characteristics to process and temperature variations
and applying statistical process control.
LMX2515
www.national.com
6
相關(guān)PDF資料
PDF描述
LMX2525LQ1321/NOPB PLL FREQUENCY SYNTHESIZER, 26 MHz, QCC24
LMZ12001EXTTZE SWITCHING REGULATOR, 1000 kHz SWITCHING FREQ-MAX, PSSO7
LMZ12001TZE-ADJ SWITCHING REGULATOR, 1000 kHz SWITCHING FREQ-MAX, PSSO7
LMZ12002EXTTZX-ADJ SWITCHING REGULATOR, PSSO7
LMZ12002EXTTZX SWITCHING REGULATOR, 1000 kHz SWITCHING FREQ-MAX, PSSO7
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LMX2515LQX1321 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum⑩ Frequency Synthesizer System with Integrated VCO
LMX2522 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PLLatinum Frequency Synthesizer System with Integrated VCOs
LMX25221635EVAL 制造商:OC White Company 功能描述:Evaluation Board For LMX2522 PLLatinum Frequency Synthesizer System
LMX25221635EVAL/NOPB 功能描述:EVALUATION BOARD FOR LMX2522XXXX RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
LMX2522LQ1635 功能描述:鎖相環(huán) - PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray