- 您現在的位置：買賣IC網 > PDF目錄385492 > LMX2364SLEX (NATIONAL SEMICONDUCTOR CORP) 2.6 GHz PLLatinum Fractional RF Frequency Synthesizer with 850 MHz Integer IF Frequency Synthesizer PDF資料下載
參數資料
| 型號： | LMX2364SLEX |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | 2.6 GHz PLLatinum Fractional RF Frequency Synthesizer with 850 MHz Integer IF Frequency Synthesizer |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 2600 MHz, QCC24 |
| 封裝： | ULTRA THIN, CSP-24 |
| 文件頁數： | 33/39頁 |
| 文件大?。?/td> | 694K |
| 代理商： | LMX2364SLEX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁
Programming Description
(Continued)
2.9 R6 REGISTER
Reg
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
DATA[20:0]
C2
C1
C0
R6
0
0
0
0
0
0
0
FE
0
0
0
0
0
0
0
PD_
M
OSC
MUX[3:0]
1
1
0
2.9.1 MUX[3:0] — Coltrol Word for the Ftest/LD Pin
The MUX[3:0] control word is used to determine the function of the Ftest/LD output pin. The pin can be setup as a general-
purpose CMOS TRI-STATE I/O pin, a digital filtered lock detect pin, an analog lock detect pin (push-pull or open drain output), or
used to view the output of the various R & N dividers.
MUX[3:0]
Ftest/LD Output Pin Function
Output Type
0
0
0
0
Disabled
High Impedance
0
0
0
1
General Purpose I/O. Logic HIGH Output
Push-Pull
0
0
1
0
General Purpose I/O. Logic LOW Output
Push-Pull
0
0
1
1
RF & IF Analog Lock Detect (Width of
narrow low pulses determines lock)
Open-Drain
0
1
0
0
RF Analog Lock Detect (Width of narrow
low pulses determines lock)
Open-Drain
0
1
0
1
IF Analog Lock Detect (Width of narrow
low pulses determines lock)
Open-Drain
0
1
1
0
RF & IF Digital Lock Detect (High = Lock)
Push-Pull
0
1
1
1
RF Digital Lock Detect (High = Lock)
Push-Pull
1
0
0
0
IF Digital Lock Detect (High = Lock)
Push-Pull
1
0
0
1
RF & IF Analog Lock Detect (Width of
narrow low pulses determines lock)
Push-Pull
1
0
1
0
RF Analog Lock Detect (Width of narrow
low pulses determines lock)
Push-Pull
1
0
1
1
IF Analog Lock Detect (Width of narrow
low pulses determines lock)
Push-Pull
1
1
0
0
IF R Divider/2 (Output is divided by 2 to
simplify testing)
Push-Pull
1
1
0
1
IF N Divider/2 (Output is divided by 2 to
simplify testing)
Push-Pull
1
1
1
0
RF R Divider/2 (Output is divided by 2 to
simplify testing)
Push-Pull
1
1
1
1
RF N Divider/2 (Output is divided by 2 to
simplify testing)
Push-Pull
2.9.2 OSC — Single Resonator Mode
The OSC bit selects whether the oscillator input pins OSCinIF and OSCinRF drive the IF and RF R dividers separately or by a
common input signal path. When OSC is set to 0, the OSCinIF pin drives the IF R divider while the OSCinRF pin drives the RF
R divider. When the OSC bit is set to “1” the OSCinIF pin drives both the RF R and IF R counters. Note that setting the OSC mode
to “1” does not allow the use of a crystal. This part does not include the inverter for use in construction of a crystal oscillator.
2.9.3 PD_M — Power Down Mode
This bit determines if a power down event for either synthesizer will be handled synchronously or asynchronously with respect to
a charge pump event. Synchronous powerdown means that the PLL does not power down until the charge pump turns off.
Asynchronous powerdown means that the PLL powers down, regardless of the charge pump state. When set to one,
synchronous mode is enabled. When set to 0, asynchronous mode is enabled. The setting of this bit applies to both the RF & IF
synthesizers.
2.9.4 FE — Fractional Compensation Enable
For integer mode (RF_OM = 0 ) mode, this bit should always be set to 0. For fractional mode (RF_OM = 1), this bit should be set
to 1 for the best fractional spurs. However, there may be applications using fractional mode where it would be beneficial to set
this bit to 0. Disabling this bit will drastically degrade the fractional spurs, but will also result in a small improvement in phase
noise, which may be practical for some applications.
FE
Fractional
Compensation
Circuitry
Integer
Mode
Fractional Mode
Approximate Spur
Improvement
Approximate Phase
Noise
Degradation
0
Disabled
Default State
0 dB
0 dB
1
Enabled
Illegal State
20 dB
7 dB
L
www.national.com
33
相關PDF資料 |
PDF描述 |
|---|---|
| LMX2364 | 2.6 GHz PLLatinum Fractional RF Frequency Synthesizer with 850 MHz Integer IF Frequency Synthesizer |
| LMX2364TM | 2.6 GHz PLLatinum Fractional RF Frequency Synthesizer with 850 MHz Integer IF Frequency Synthesizer |
| LMX2364TMX | 2.6 GHz PLLatinum Fractional RF Frequency Synthesizer with 850 MHz Integer IF Frequency Synthesizer |
| LMX2370 | PLLatinum Dual Frequency Synthesizer for RF Personal Communications(PLLatinum技術用于射頻個人通訊的雙通道頻率合成器) |
| LMX2371 | PLLatinum Dual Frequency Synthesizer for RF Personal Communications(PLLatinum技術用于射頻個人通訊的雙通道頻率合成器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LMX2364SLEX/NOPB | 功能描述:IC FREQ SYNTH 2.6GHZ 24LAMUCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:PLLatinum™ 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數:1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:* |
| LMX2364TM | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:2.6 GHz PLLatinum Fractional RF Frequency Synthesizer with 850 MHz Integer IF Frequency Synthesizer |
| LMX2364TM/NOPB | 功能描述:IC FREQ SYNTH 2.6GHZ 24TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:PLLatinum™ 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數:1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:* |
| LMX2364TMX | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:2.6 GHz PLLatinum Fractional RF Frequency Synthesizer with 850 MHz Integer IF Frequency Synthesizer |
| LMX2364TMX/NOPB | 功能描述:IC FREQ SYNTH 2.6GHZ 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:PLLatinum™ 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數:1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:* |
發(fā)布緊急采購，3分鐘左右您將得到回復。