- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385492 > LMX2364SLEX (NATIONAL SEMICONDUCTOR CORP) 2.6 GHz PLLatinum Fractional RF Frequency Synthesizer with 850 MHz Integer IF Frequency Synthesizer PDF資料下載
參數(shù)資料
| 型號： | LMX2364SLEX |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | 2.6 GHz PLLatinum Fractional RF Frequency Synthesizer with 850 MHz Integer IF Frequency Synthesizer |
| 中文描述： | PLL FREQUENCY SYNTHESIZER, 2600 MHz, QCC24 |
| 封裝： | ULTRA THIN, CSP-24 |
| 文件頁數(shù)： | 32/39頁 |
| 文件大?。?/td> | 694K |
| 代理商： | LMX2364SLEX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
Programming Description
(Continued)
2.8 R5 REGISTER
The R5 Register is used to setup and control the FastLock circuitry for the RF synthesizer.
Reg
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
DATA[20:0]
C2
C1
C0
R5
0
RF_
CSR[1:0]
RF_
OM[1:0]
RF_
CPF[1:0]
RF_TOC[13:0]
1
0
1
2.8.1 RF_TOC[13:0] — FastLock Timeout Counter, RF Synthesizer
The RF_TOC[13:0] word controls the operation of the RF FastLock circuitry as well as the function of the FLoutRF output pin.
When RF_TOC is set to a value between 0 and 3, the RF timeout counter is disabled and the FLoutRF pin operates as a general
purpose I/O pin. When RF_TOC is set to a value between 4 and 16383, the RF FastLock mode is enabled and FLoutRF is utilized
as the RF FastLock output pin. The value programmed into RF_TOC represents the number of phase comparison cycles that the
RF synthesizer will spend in the FastLock state.
RF_TOC[13:0]
FastLock Mode
FastLock Period
[CP Events]
FLoutRF Pin Functionality
0
Disabled
N/A
High Impedance
1
Disabled
N/A
Logic LOW State
2
Manual
N/A
Logic LOW State. Force RF Change Pump to 16 mA
3
Disabled
3
Logic HIGH State
4
Enabled
4
FastLock
…
Enabled
…
FastLock
16,383
Enabled
16383
FastLock
2.8.2 RF_CPF[1:0] — FastLock Charge Pump Gain, RF Synthesizer
The RF_CPF[1:0] word is used to control the charge pump gain for the RF synthesizer when FastLock is enabled and engaged.
Four different CP gains are supported ranging from 1 to 16 mA. Note that when RF FastLock mode is disengaged or disabled the
charge pump gain is controlled by RF_CP[1:0].
RF_CPF[1:0]
Charge Pump Current
0
1 mA
1
4 mA
2
8 mA
3
16 mA
2.8.3 RF_OM[1:0] — RF Synthesizer Operating Mode
RF_OM[1:0] controls the operating mode of the RF synthesizer. The various operating modes are described below:
RF Synthesizer Operating Mode Descriptions
RF_OM
FE
<
R6[16]
>
Operating Mode
Operating Mode Description
0
0
Integer
RF synthesizer always operates as an Integer N PLL
1
1
Fractional
RF synthesizer always operates as a Fractional N PLL
2
X
Reserved
Do Not use this mode
3
X
Reserved
Do Not use this mode.
Note that the Fractional Enable Bit, FE (R6[16]) needs to be set appropriately. Enabling the fractional compensation in Integer
mode always degrades performance. It is generally recommended to enable it in fractional mode, although there may be some
rare exceptions that it may be set to 0.
2.8.4 RF_CSR[1:0] — Cycle Slip Reduction Control, RF Synthesizer
RF_CSR[1:0] controls the operation of the cycle slip reduction circuitry. This circuit can be used eliminate the occurrence of phase
detector cycle slips when operating in Fractional Mode (RF_OM = 1). When operating in integer mode,the cycle slip reduction
circuitry should be disabled by setting RF_CSR = 0.
RF_CSR
CSR State
Sample Rate Reduction Factor
0
Disabled
N/A
1
Enabled
1/2
2
Enabled
1/4
3
Enabled
1/8
L
www.national.com
32
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LMX2364 | 2.6 GHz PLLatinum Fractional RF Frequency Synthesizer with 850 MHz Integer IF Frequency Synthesizer |
| LMX2364TM | 2.6 GHz PLLatinum Fractional RF Frequency Synthesizer with 850 MHz Integer IF Frequency Synthesizer |
| LMX2364TMX | 2.6 GHz PLLatinum Fractional RF Frequency Synthesizer with 850 MHz Integer IF Frequency Synthesizer |
| LMX2370 | PLLatinum Dual Frequency Synthesizer for RF Personal Communications(PLLatinum技術(shù)用于射頻個人通訊的雙通道頻率合成器) |
| LMX2371 | PLLatinum Dual Frequency Synthesizer for RF Personal Communications(PLLatinum技術(shù)用于射頻個人通訊的雙通道頻率合成器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMX2364SLEX/NOPB | 功能描述:IC FREQ SYNTH 2.6GHZ 24LAMUCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| LMX2364TM | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:2.6 GHz PLLatinum Fractional RF Frequency Synthesizer with 850 MHz Integer IF Frequency Synthesizer |
| LMX2364TM/NOPB | 功能描述:IC FREQ SYNTH 2.6GHZ 24TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| LMX2364TMX | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:2.6 GHz PLLatinum Fractional RF Frequency Synthesizer with 850 MHz Integer IF Frequency Synthesizer |
| LMX2364TMX/NOPB | 功能描述:IC FREQ SYNTH 2.6GHZ 24-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:PLLatinum™ 標(biāo)準(zhǔn)包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。