- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9166 > LMK04031BISQE/NOPB (National Semiconductor)IC CLOCK CONDITIONER W/PLL 48LLP PDF資料下載
參數(shù)資料
| 型號： | LMK04031BISQE/NOPB |
| 廠商： | National Semiconductor |
| 文件頁數(shù)： | 63/65頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK CONDITIONER W/PLL 48LLP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | PowerWise® |
| 類型： | 時(shí)鐘調(diào)節(jié)器 |
| PLL： | 是 |
| 輸入： | LVCMOS |
| 輸出： | LVCMOS，LVDS，2VPECL，LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:6 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 1.57GHz |
| 除法器/乘法器： | 是/是 |
| 電源電壓： | 3.15 V ~ 3.45 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-WFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 48-LLP（7x7） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 產(chǎn)品目錄頁面： | 1275 (CN2011-ZH PDF) |
| 其它名稱： | LMK04031BISQEDKR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁當(dāng)前第63頁第64頁第65頁
SNOSAZ8J – SEPTEMBER 2008 – REVISED SEPTEMBER 2011
Electrical Characteristics (continued)
(3.15 V
≤ VCC ≤ 3.45 V, -40 °C ≤ TA ≤ 85 °C. Typical values represent most likely parametric norms at VCC = 3.3 V, TA = 25
°C, at the Recommended Operating Conditions at the time of product characterization and are not guaranteed.)
Symbol
Parameter
Conditions
Min
Typ
Max
Units
Slew Rate on CLKin
SLEWCLKin
20% to 80%
0.15
0.5
V/ns
(4)
AC coupled to CLKinX;
Input Voltage Swing,
CLKinX* AC coupled to Ground
0.25
2.0
Vpp
single-ended input
(CLKinX_TYPE=0)
VCLKin (Bipolar input buffer
mode)
CLKinX and CLKinX* are both
Input Voltage Swing,
driven, AC coupled.
0.5
3.1
Vpp
differential input
(CLKinX_TYPE=0)
DC offset voltage between
VCLKin-offset (Bipolar input
Each pin AC coupled
CLKinX/CLKinX*
44
mV
buffer mode)
(CLKinX_TYPE=0)
|CLKinX-CLKinX*|
AC coupled to CLKinX;
Input Voltage Swing, single-
CLKinX* AC coupled to Ground
0.25
2.0
Vpp
ended input
(CLKinX_TYPE=1)
VCLKin (MOS input buffer
mode)
CLKinX and CLKinX* are both
Input Voltage Swing,
driven, AC coupled.
0.5
3.1
Vpp
differential input
(CLKinX_TYPE=1)
DC coupled to CLKinX;
VCLKin-VIH (MOS input buffer
Maximum input voltage
CLKinX* AC coupled to Ground
2.0
VCC
V
mode)
(CLKinX_TYPE=1)
DC coupled to CLKinX;
VCLKin-VIL (MOS input buffer
CLKinX* AC coupled to Ground
0.0
0.4
V
mode)
(CLKinX_TYPE=1)
DC offset voltage between
VCLKin-offset (MOS input
Each pin AC coupled
CLKinX/CLKinX*
294
mV
buffer mode)
(CLKinX_TYPE=1)
|CLKinX-CLKinX*|
PLL1 Specifications
PLL1 Phase Detector
fPD
40
MHz
Frequency
VCPout1 = VCC/2,
25
PLL1_CP_GAIN = 100b
VCPout1 = VCC/2,
50
PLL1_CP_GAIN = 101b
VCPout1 = VCC/2,
100
PLL1_CP_GAIN = 110b
VCPout1 = VCC/2,
PLL1 Charge Pump Source
400
ICPout1 SOURCE
A
PLL1_CP_GAIN = 111b
Current (5)
PLL1_CP_GAIN = 000b
NA
PLL1_CP_GAIN = 001b
NA
VCPout1=VCC/2, PLL1_CP_GAIN
20
= 010b
VCPout1=VCC/2, PLL1_CP_GAIN
80
= 011b
(4)
In order to meet the jitter performance listed in the subsequent sections of this data sheet, the minimum recommended slew rate for all
input clocks is 0.5 V/ns. This is especially true for single-ended clocks. Phase noise performance will begin to degrade as the clock input
slew rate is reduced. However, the device will function at slew rates down to the minimum listed. When compared to single-ended
clocks, differential clocks (LVDS, LVPECL) will be less susceptible to degradation in phase noise performance at lower slew rates due to
their common mode noise rejection. However, it is also recommended to use the highest possible slew rate for differential clocks to
achieve optimal phase noise performance at the device outputs.
(5)
This parameter is programmable
Copyright 2008–2011, Texas Instruments Incorporated
7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5273BRJ50-R2 | IC DGTL POT 50K 64POS SOT23-8 |
| AD8400AR1 | IC DGTL POT 8BIT 1K 1CH 8-SOIC |
| M83723/84R16246 | CONN RCPT 24POS JAM NUT W/SCKT |
| 7WBD3306AMX1TCG | IC BUS SWITCH DUAL 1X1 8LLGA |
| DS1801+ | IC POT DUAL AUDIO TAPER 14-PDIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMK04031BISQX | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs |
| LMK04031BISQX/NOPB | 功能描述:時(shí)鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| LMK04033BEVAL | 功能描述:時(shí)鐘和定時(shí)器開發(fā)工具 LMK04033BISQ EVAL BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| LMK04033BEVAL/NOPB | 功能描述:時(shí)鐘和定時(shí)器開發(fā)工具 LMK04033BISQ EVAL BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Modules 類型:Clock Conditioners 工具用于評估:LMK04100B 頻率:122.8 MHz 工作電源電壓:3.3 V |
| LMK04033BISQ | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。