參數(shù)資料
型號(hào): LM1247
廠商: National Semiconductor Corporation
英文描述: 150 MHz I2C Compatible RGB Preamplifier with Internal 512 Character OSD ROM, 512 Character RAM and 4 DACs
中文描述: 150 MHz的I2C兼容的RGB前置放大器512個(gè)字符OSD光盤,512個(gè)字符RAM和4 DAC的內(nèi)置
文件頁數(shù): 21/48頁
文件大?。?/td> 3141K
代理商: LM1247
OSD Generator Operation
(Continued)
Microcontroller Interface
The microcontroller interfaces to the LM1247 preamp using
the I
2
C compatible interface. The protocol of the interface
begins with a Start Pulse followed by a byte comprised of a
seven bit Slave Device Address and a Read/Write bit. Since
the first byte is composed of both the address and the
read/write bit, the address of the LM1247 for writing is 0xBA
(10111010b)
and
the
address
(10111011b). The development software provided by Na-
tional Semiconductor will automatically take care of the dif-
ference between the read and write addresses if the target
address under the communications tab is set to 0xBA.
Fig-
ure 19
and
Figure 20
show a write and read sequence on the
I
2
C compatible interface.
for
reading
is
0xBB
WRITE SEQUENCE
The write sequence begins with a start condition which
consists of the master pulling SDA low while SCL is held
high. The Slave Device Write Address, 0xBA, is sent next.
Each byte that is sent is followed by an acknowledge. When
SCL is high the master will release the SDA line. The slave
must pull SDAlow to acknowledge. The register to be written
to is next sent in two bytes, the least significant byte being
sent first. The master can then send the data, which consists
of one or more bytes. Each data byte is followed by an
acknowledge bit. If more than one data byte is sent the data
will increment to the next address location. See
Figure 23
.
READ SEQUENCE
Read sequences are comprised of two I
2
C compatible trans-
fer sequences: The first is a write sequence that only trans-
fers the two byte address to be accessed. The second is a
read sequence that starts at the address transferred in the
previous address only write access and increments to the
next address upon every data byte read. This is shown in
Figure 24
. The write sequence consists of the Start Pulse,
the Slave Device Address (0xBA), and the Acknowledge bit;
the next byte is the least significant byte of the address to be
accessed, followed by its Acknowledge bit. This is then
followed by a byte containing the most significant address
byte, followed by its Acknowledge bit. Then a Stop bit indi-
cates the end of the address only write access. Next the read
data access will be performed beginning with the Start
Pulse, the Slave Device Read Address (0xBB), and the
Acknowledge bit. The next 8 bits will be the read data driven
out by the LM1247 preamp associated with the address
indicated by the two address bytes. Subsequent read data
bytes will correspond to the next increment address loca-
tions. Data should only be read from the LM1247 when both
OSD windows are disabled.
20048437
FIGURE 22. Bordering
20048438
FIGURE 23. I
2
C Compatible Write Sequence
L
www.national.com
21
相關(guān)PDF資料
PDF描述
LM1270 Hi-Brite 200 MHz I2C Compatible RGB Image Enhancer with Video Auto Sizing
LM1270N Hi-Brite 200 MHz I2C Compatible RGB Image Enhancer with Video Auto Sizing
LM1270NA Hi-Brite 200 MHz I2C Compatible RGB Image Enhancer with Video Auto Sizing
LM1279 110 MHz RGB Video Amplifier System with OSD
LM1279N 110 MHz RGB Video Amplifier System with OSD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LM1247AAG/NA 功能描述:IC PREAMP CMOS 150MHZ 24DIP RoHS:否 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動(dòng)電話,手機(jī),視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064
LM1247DMC/NA 制造商:Texas Instruments 功能描述:
LM124A 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low Power Quad Operational Amplifiers
LM124AD 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:LOW POWER QUAD OPERATIONAL AMPLIFIERS
LM124ADR 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE OPERATIONAL AMPLIFIERS