- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2082 > LA42032-E (ON Semiconductor)IC AF POWER AMP 5WX2CH SIP13H PDF資料下載
參數(shù)資料
| 型號(hào)： | LA42032-E |
| 廠商： | ON Semiconductor |
| 文件頁(yè)數(shù)： | 5/7頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC AF POWER AMP 5WX2CH SIP13H |
| 標(biāo)準(zhǔn)包裝： | 20 |
| 類型： | AB 類 |
| 輸出類型： | 2 通道（立體聲） |
| 在某負(fù)載時(shí)最大輸出功率 x 通道數(shù)量： | 5W x 2 @ 8 歐姆 |
| 電源電壓： | 5.5 V ~ 15 V |
| 特點(diǎn)： | 靜音，短路和熱保護(hù)，待機(jī) |
| 安裝類型： | 通孔 |
| 供應(yīng)商設(shè)備封裝： | 13-SIPH |
| 封裝/外殼： | 13-SIP 裸露焊盤(pán) |
| 包裝： | 管件 |
5
INDUSTRIAL TEMPERATURERANGE
IDT72V73260 3.3V TIME SLOT INTERCHANGE
DIGITAL SWITCH 16,384 x 16,384
DESCRIPTION (CONTINUED)
The IDT72V73260 is capable of switching up to 16,384 x 16,384 channels
without blocking. Designed to switch 64 Kbit/s PCM or N x 64 Kbit/s data, the
devicemaintainsframeintegrityindataapplicationsandminimizesthroughput
delay for voice applications on a per-channel basis.
The 32 serial input streams (RX) of the IDT72V73260 are run at 32.768Mb/s
allowing 512 channels per 125
sframe.Thedataratesontheoutputstreams
(TX) are identical to those on the input streams (RX).
Withtwomainoperatingmodes,ProcessorModeandConnectionMode,the
IDT72V73260 can easily switch data from incoming serial streams (Data
Memory) or from the controlling microprocessor via Connection Memory. As
controlandstatusinformationiscriticalindatatransmission,theProcessorMode
isespeciallyusefulwhentherearemultipledevicessharingtheinputandoutput
streams.
With data coming from multiple sources and through different paths, data
enteringthedeviceisoftendelayed.Tohandlethisproblem,theIDT72V73260
hasaFrameEvaluationfeaturetoallowindividualstreamstobeoffsetfromthe
frame pulse in half clock-cycle intervals up to +7.5 clock cycles.
The IDT72V73260 also provides a JTAG test access port, memory block
programming,asimplemicroprocessorinterfaceandautomaticST-BUS/GCI
sensing to shorten setup time, aid in debugging and ease use of the device
withoutsacrificingcapabilities.
FUNCTIONAL DESCRIPTION
DATA AND CONNECTION MEMORY
All data that comes in through the RX inputs go through a serial-to-parallel
conversion before being stored into internal Data Memory. The 8 KHz frame
pulse (F32i) is used to mark the 125
sframeboundariesandtosequentially
address the input channels in Data Memory.
DataoutputontheTXstreamsmaycomefromeithertheserialinputstreams
(Data Memory) or from the microprocessor (Connection Memory). In the case
thatRXinputdataistobeoutput,theaddressesinConnectionMemoryareused
to specify a stream and channel of the input. The Connection Memory is setup
in such a way that each location corresponds to an output channel for each
particularstream.Inthatway,morethanonechannelcanoutputthesamedata.
InProcessorMode,themicroprocessorwritesdatatotheConnectionMemory
locationscorrespondingtothestreamandchannelthatistobeoutput.Thelower
half(8leastsignificantbits)oftheConnectionMemoryisoutputeveryframeuntil
the microprocessor changes the data or mode of the channel. By using this
Processor Mode capability, the microprocessor can access input and output
time-slots on a per-channel basis.
The two most significant bits of the Connection Memory are used to control
per-channelmodeoftheoutputstreams.Specifically,theMOD1-0bitsareused
to select Processor Mode, Constant or Variable delay Mode, and the high-
impedancestateofoutputdrivers.IftheMOD1-0bitsaresetto1-1accordingly,
only that particular output channel (8 bits) will be in the high-impedance state.
If however, the ODE input pin is LOW and the Output Standby Bit in the Control
Register is LOW, all of the outputs will be in a high-impedance state even if a
particular channel in Connection Memory has enabled the output for that
channel.Inotherwords,theODEpinandOutputStandBycontrolbitaremaster
output enables for the device (See Table 3).
SERIAL DATA INTERFACE TIMING
Fora32.768Mb/sserialdatarate,themasterclockfrequencywillberunning
at 32.768 MHz resulting in a single-bit per clock. The IDT72V73260 provides
two different interface timing modes, ST-BUS or GCI.
The IDT72V73260 automatically detects the presence of an input frame
pulse and identifies it as either ST-BUS or GCI. In ST-BUS Mode, data is
clockedoutonthefallingedgeandisclockedinonthesubsequentrising-edge.
See Figure 14 for timing. In GCI Mode, data is clocked out on the rising edge
and is clocked in on the subsequent falling edge. See Figure 15 for timing.
INPUT FRAME OFFSET SELECTION
Input frame offset selection allows the channel alignment of individual input
streamstobeoffsetwithrespecttotheoutputstreamchannelalignment.Although
all input data comes in at the same speed, delays can be caused by variable
path serial backplanes and variable path lengths which may be implemented
in large centralized and distributed switching systems. Because data is often
delayed, this feature is useful in compensating for the skew between input
streams.
Each input stream can have its own delay offset value by programming the
frameinputoffsetregisters(FOR,Table8).Themaximumallowableskewis+7.5
master clock (C32i) periods forward with a resolution of clock period, see
Table 9. The output frame cannot be adjusted.
SERIAL INPUT FRAME ALIGNMENT EVALUATION
The IDT72V73260 provides the Frame Evaluation input to determine
differentdatainputdelayswithrespecttotheframepulseF32i.Ameasurement
cycleisstartedbysettingtheStartFrameEvaluation bitoftheControlRegister
LOW for at least one frame. When the Start Frame Evaluation bit in the Control
RegisterischangedfromLOWtoHIGH,theevaluationstarts.Twoframeslater,
the Complete Frame Evaluation bit of the Frame Alignment Register changes
from LOW to HIGH to signal that a valid offset measurement is ready to be read
from bits 0 to 12 of the Frame Alignment Register . The Start Frame Evaluation
bit must be set to zero before a new measurement cycle is started.
InST-BUSmode,thefallingedgeoftheframemeasurementsignal(Frame
Evaluation) is evaluated against the falling edge of the ST-BUS frame pulse.
InGCImode,therisingedgeofFrameEvaluationisevaluatedagainsttherising
edge of the GCI frame pulse. See Table 7 and Figure 1 for the description of
the Frame Alignment Register.
MEMORY BLOCK PROGRAMMING
The IDT72V73260 provides users with the capability of initializing the entire
Connection Memory block in two frames. To set bits 14 and 15 of every
Connection Memory location, first program the desired pattern in the Block
ProgrammingDataBits(BPD1-0),locatedinbits7and8 oftheControlRegister.
The block programming mode is enabled by setting the Memory Block
Program bitoftheControlRegisterHIGH.WhentheBlockProgrammingEnable
bit of the Control Register is set to HIGH, the Block Programming data will be
loaded into the bits 14 and 15 of every Connection Memory location. The other
ConnectionMemorybits(bit0tobit13)areloadedwithzeros.Whenthememory
block programming is complete, the device resets the Block Programming
Enable, BPD 1-0 and Memory Block Program bits to zero.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LA4425A-E | IC AUDIO POWER AMP 5W TO-126ML |
| LA4425PV-MPB-H | IC AUDIO POWER AMP 5W 44SSOP |
| LA4625-E | IC BTL PWR AMP 13.5W 2CH SIP14HZ |
| LA4708N-E | IC BTL PWR AMP 20W 2CH SIP18H |
| LDS6000NQGI | IC SENSOR TCH PURETOUCH 28VFQFPN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LA42032L-E | 制造商:Sony Semiconductor Solutions Division 功能描述: |
| LA42051 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Audio Output for TV Application 5W×1ch Power Ampilfier |
| LA42052 | 制造商:SANYO Semiconductor Co Ltd 功能描述:5W Stereo Sanyo IC 13-Pin SIP-Hs |
| LA42052-E | 功能描述:音頻放大器 POWER AMPLIFIER RoHS:否 制造商:STMicroelectronics 產(chǎn)品:General Purpose Audio Amplifiers 輸出類型:Digital 輸出功率: THD + 噪聲: 工作電源電壓:3.3 V 電源電流: 最大功率耗散: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-64 封裝:Reel |
| LA42052HK-E | 制造商:Sony Semiconductor Solutions Division 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。