![](http://datasheet.mmic.net.cn/60000/L6917D_datasheet_2303185/L6917D_10.png)
L6917
10/27
Driver Section
The integrated high-current drivers allow using different types of power MOS (also multiple MOS to reduce the
RDSON), maintaining fast switching transition.
The drivers for the high-side mosfets use BOOTx pins for supply and PHASEx pins for return. The drivers for
the low-side mosfets use VCCDR pin for supply and PGND pin for return. A minimum voltage of 4.6V at VCCDR
pin is required to start operations of the device.
The controller embodies a sophisticated anti-shoot-through system to minimize low side body diode conduction
time maintaining good efficiency and saving the use of Schottky diodes. The dead time is reduced to few nano-
seconds assuring that high-side and low-side mosfets are never switched on simultaneously: when the high-
side mosfet turns off, the voltage on its source begins to fall; when the voltage reaches 2V, the low-side mosfet
gate drive is applied with 30ns delay. When the low-side mosfet turns off, the voltage at LGATEx pin is sensed.
When it drops below 1V, the high-side mosfet gate drive is applied with a delay of 30ns.
If the current flowing in the inductor is negative, the source of high-side mosfet will never drop. To allow the turn-
ing on of the low-side mosfet even in this case, a watchdog controller is enabled: after 240ns, the low side mos-
fet is switched on so allowing the negative current of the inductor to recirculate. This mechanism allows the
system to regulate even if the current is negative.
The BOOTx and VCCDR pins are separated from IC’s power supply (VCC pin) as well as signal ground (SGND
pin) and power ground (PGND pin) in order to maximize the switching noise immunity. The separated supply
for the different drivers gives high flexibility in mosfet choice, allowing the use of logic-level mosfet. Several com-
bination of supply can be chosen to optimize performance and efficiency of the application. Power conversion
is also flexible, 5V or 12V bus can be chosen freely.
Placement of the power mosfets is critical: long and narrow trace length from UGATEx and LGATEx pins to the
mosfets’ gates may cause high amount of ringing due to the resonance between inductance of the trace and
the gate capacitance of the mosfet. A gate resistance of a few ohms can help in reducing ringing and power
dissipation of the controller without compromising system efficiency.
The peak current is shown for both the upper and the lower driver of the two phases in figure 3. A 10nF capac-
itive load has been used. For the upper drivers, the source current is 1.9A while the sink current is 1.5A with
VBOOT-VPHASE = 12V; similarly, for the lower drivers, the source current is 2.4A while the sink current is 2A with
VCCDR = 12V.
Figure 3. Drivers peak current: High Side (left) and Low Side (right)
CH3 = HGATE1; CH4 = HGATE2
CH3 = LGATE1; CH4 = LGATE2