- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383233 > L4969MD (意法半導(dǎo)體) SYSTEM VOLTAGE REGULATOR WITH FAULT TOLERANT LOW SPEED CAN-TRANSCEIVER PDF資料下載
參數(shù)資料
| 型號： | L4969MD |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | SYSTEM VOLTAGE REGULATOR WITH FAULT TOLERANT LOW SPEED CAN-TRANSCEIVER |
| 中文描述： | 系統(tǒng)電壓調(diào)節(jié)器容錯低速的CAN收發(fā)器 |
| 文件頁數(shù)： | 29/35頁 |
| 文件大?。?/td> | 337K |
| 代理商： | L4969MD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁第33頁第34頁第35頁
29/35
L4969
2.10
ADR 10: BTL Identifier Filter Bittimelogic Control Register
Figure 25.
The total bitlength equals the sum of 1 + PSEG1 + PSEG2 in units of
μ
s.
The location of the sampling point is determined by the length of PSEG1.
At the start of frame (initial recessive to dominant edge) the bitlength counter is reset.
Upon every signal edge the counter will be lengthened or shortened according to location of the transition within
the programmed boundaries of PSEG1 or PSEG2. If the edge lies within PSEG1 additional cycles are inserted
in order to shift the sampling point to a safe location after the settling of the input signal. If the signal transition
is located within PSEG2, this segment will be shortened accordingly with the goal of the next edge to lie at the
beginning of PSEG1.
The amount of cycles one segment is lengthened or shortened is determined by the type of edge (rec -> dom
or dom -> rec) and the programming of TD: The resynchronization jump width will be either set to ‘1’ (dom ->
rec edge) or to 1 + TD (rec -> dom edge).
Note, that the length of one timequanta depends on the offset of the on chip RC-oscillator and therefore on the
accuracy of calibration (see register RCADJ (ADR 3) for details on frequency correction)
PS23
PS22
PS21
PS2
PS13
PS12
PS11
PS10
D11
D0
Dominant to Rezessive
bitlength difference control
t
d
= t
dom
- t
rez
TD3
TD2
TD1
TD0
Phasesegment 1
length configuration
t
PSEG1
= 1us * (1 + PSEG1)
Phasesegment 2
length configuration
t
PSEG2
= 1us * PSEG2
t = 1u
Bittime synchronization mechanism
t
PSEG1
t
PSEG2
Sample Point
99AT0030
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| L4969 | SYSTEM VOLTAGE REGULATOR WITH FAULT TOLERANT LOW SPEED CAN-TRANSCEIVER |
| L4973D3 | RADIATION HARDENED HIGH EFFICIENCY, 5 AMP SWITCHING REGULATORS |
| L4973D5 | RADIATION HARDENED HIGH EFFICIENCY, 5 AMP SWITCHING REGULATORS |
| L4973V3 | RADIATION HARDENED HIGH EFFICIENCY, 5 AMP SWITCHING REGULATORS |
| L4973V5 | RADIATION HARDENED HIGH EFFICIENCY, 5 AMP SWITCHING REGULATORS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| L4969UR | 功能描述:線性穩(wěn)壓器 - 標(biāo)準(zhǔn) BODY SMARTPOWER RoHS:否 制造商:STMicroelectronics 輸出類型: 極性: 輸出電壓:1.8 V 輸出電流:150 mA 負(fù)載調(diào)節(jié): 最大輸入電壓:5.5 V 線路調(diào)整率: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOT-323-5L |
| L4969URD | 功能描述:線性穩(wěn)壓器 - 標(biāo)準(zhǔn) BODY SMARTPOWER RoHS:否 制造商:STMicroelectronics 輸出類型: 極性: 輸出電壓:1.8 V 輸出電流:150 mA 負(fù)載調(diào)節(jié): 最大輸入電壓:5.5 V 線路調(diào)整率: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOT-323-5L |
| L4969URD-E | 功能描述:線性穩(wěn)壓器 - 標(biāo)準(zhǔn) BODY SMARTPOWER RoHS:否 制造商:STMicroelectronics 輸出類型: 極性: 輸出電壓:1.8 V 輸出電流:150 mA 負(fù)載調(diào)節(jié): 最大輸入電壓:5.5 V 線路調(diào)整率: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOT-323-5L |
| L4969URDTR | 功能描述:線性穩(wěn)壓器 - 標(biāo)準(zhǔn) BODY SMARTPOWER RoHS:否 制造商:STMicroelectronics 輸出類型: 極性: 輸出電壓:1.8 V 輸出電流:150 mA 負(fù)載調(diào)節(jié): 最大輸入電壓:5.5 V 線路調(diào)整率: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOT-323-5L |
| L4969URDTR-E | 功能描述:線性穩(wěn)壓器 - 標(biāo)準(zhǔn) BODY SMARTPOWER RoHS:否 制造商:STMicroelectronics 輸出類型: 極性: 輸出電壓:1.8 V 輸出電流:150 mA 負(fù)載調(diào)節(jié): 最大輸入電壓:5.5 V 線路調(diào)整率: 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOT-323-5L |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。