- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1931 > KSZ8041NLJ TR (Micrel Inc)TXRX PHY 10/100 3.3V 32MLF PDF資料下載
參數(shù)資料
| 型號(hào)： | KSZ8041NLJ TR |
| 廠商： | Micrel Inc |
| 文件頁(yè)數(shù)： | 26/43頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | TXRX PHY 10/100 3.3V 32MLF |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 收發(fā)器 |
| 驅(qū)動(dòng)器/接收器數(shù)： | 1/1 |
| 規(guī)程： | MII，RMII |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，32-MLF? |
| 供應(yīng)商設(shè)備封裝： | 32-MLF?（5x5） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 其它名稱： | 576-3625-6 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)
MCP47DA1
DS25118C-page 32
2012 Microchip Technology Inc.
4.1
POR/BOR Operation
The Power-on Reset is the case where the device is
having power applied to it from VSS. The Brown-out
Reset occurs when a device had power applied to it,
and that power (voltage) drops below the specified
range.
The device’s RAM retention voltage (VRAM) is lower
than the POR/BOR voltage trip point (VPOR/VBOR).
This ensures that when the device power on reset
occurs, the logic can retain the default values that are
loaded. The maximum VPOR/VBOR voltage is less than
1.8V. When VPOR/VBOR < VDD < 2.7V, the DACs’ elec-
trical performance may not meet the data sheet
specifications.
Table 4-2 shows the DAC’s level of functionality across
Power-up and Brown-out functionality.
4.1.1
POWER-ON RESET
When the device powers up, the device VDD will cross
the VPOR/VBOR voltage. Once the VDD voltage crosses
the VPOR/VBOR voltage, the following happens:
Volatile Serial Shift Register / Wiper register is
loaded with the default values (see Table 4-1)
The device is capable of digital operation
TABLE 4-1:
DEFAULT POR WIPER
SETTING SELECTION
4.1.2
BROWN-OUT RESET
When the device powers down, the device VDD will
cross the VPOR/VBOR voltage (VBOR < 1.8V). Once the
VDD voltage decreases below the VPOR/VBOR voltage,
the following happens:
Serial Interface is disabled
If the VDD voltage decreases below the VRAM voltage,
the following happens:
Volatile Serial Shift Register (SSR) and Wiper
register may become corrupted
As the voltage recovers above the VPOR/VBOR voltage,
Serial commands not completed due to a brown-out
condition may cause the memory location to become
corrupted.
4.1.3
WIPER REGISTER (RAM)
The Wiper Register is 7-bit volatile memory that starts
functioning at the RAM retention voltage (VRAM). The
Wiper Register will be loaded with the default wiper
value when VDD rises above the VPOR/VBOR voltage.
4.1.4
DEVICE CURRENTS
The current of the device can be classified into two
modes of the device operation. These are:
Serial Interface Inactive (Static Operation)
Serial Interface Active
Static Operation occurs when a Stop condition is
received. Static Operation is exited when a Start
condition is received.
TABLE 4-2:
Note:
At voltages below VDD(MIN), the electrical
performance of the I2C interface may not
meet the data sheet specifications
Default POR
Wiper Setting
Serial Shift
Register (SSR)
Wiper Register
Mid-scale
40h
20h
VDD Level
Serial
Interface
VOUT
DAC Register Setting
Comment
VDD < VTH
Ignored
Unknown
VTH < VDD < VBOR Ignored
Pulled Low
Unknown
VBOR VDD < 1.8V Unknown
Operational with reduced
electrical specifications
DAC Register loaded with
POR/BOR value
1.8V
V
DD < 2.7V
Accepted
Operational with reduced
electrical specifications
DAC Register determines
Serial Value
Electrical performance may
not meet the data sheet
specifications.
2.7V
V
DD 5.5V
Accepted
Operational
DAC Register determines
Serial Value
Meets the data sheet
specifications
Note 1: For system voltages below the minimum operating voltage, it is recommended to use a voltage supervisor
to hold the system in reset. This will ensure that MCP47x1 commands are not attempted out of the oper-
ating range of the device.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KSZ8041RNL | TXRX 10/100 3.3V PHY RMII 32-MLF |
| KSZ8041TLI TR | IC ETHERNET PHY IND 48TQFP |
| KSZ8051MLL TR | TXRX PHY 10/T100 3.3V MII 48LQFP |
| KSZ8051MLLI TR | TXRX PHY 10/T100 3.3V MII 48LQFP |
| KSZ8051MNLI | TXRX PHY 10/T100 3.3V 32QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KSZ8041NLTR | 制造商:Micrel 功能描述:PHY TxFx 3.3V 10/100, KSZ8041NL |
| KSZ8041NL-TR | 功能描述:1/1 Transceiver Full MII, RMII 32-MLF? (5x5) 制造商:microchip technology 系列:- 包裝:剪切帶（CT） 零件狀態(tài):有效 類型:收發(fā)器 協(xié)議:MII，RMII 驅(qū)動(dòng)器/接收器數(shù):1/1 雙工:全 接收器滯后:- 數(shù)據(jù)速率:- 電壓 - 電源:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤，32-MLF? 供應(yīng)商器件封裝:32-MLF?（5x5） 標(biāo)準(zhǔn)包裝:1 |
| KSZ8041RNL | 功能描述:TXRX 10/100 3.3V PHY RMII 32-MLF RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,140 系列:AU 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):1/1 規(guī)程:CAN 電源電壓:5.3 V ~ 27 V 安裝類型:表面貼裝 封裝/外殼:14-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:14-SO 包裝:管件 其它名稱:935267940512AU5790D14AU5790D14-ND |
| KSZ8041RNL TR | 功能描述:以太網(wǎng) IC 3.3V, 10Base-T/100Base-TX Physical Layer Transceiver with RMII Support - Lead Free RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8041RNL-EVAL | 功能描述:以太網(wǎng)開發(fā)工具 3.3V, 10Base-T/100Base-TX Physical Layer Transceiver with RMII Support - Evaluation Board RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評(píng)估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。