
REV. 3 Mar. '98
Preliminary
KMM377S3227BT
SDRAM MODULE
PIN CONFIGURATION DESCRIPTION
Pin
Name
Input Function
CLK
System Clock
Active on the positive going edge to sample all inputs.
CS
Chip Select
Disables or enables device operation by masking or enabling all inputs except
CLK, CKE and DQM
CKE
Clock Enable
Masks system clock to freeze operation from the next clock cycle.
CKE should be enabled at least one cycle prior to new command.
Disable input buffers for power down in standby.
CKE should be enabled 1CLK+tss prior to valid command.
A0 ~ A11
Address
Row/Column addresses are multiplexed on the same pins.
Row Address : RA0 ~ RA11, Column Address : CA0 ~ CA9
BA0 ~ BA1
Bank Select Address
Selects bank to be activated during row address latch time.
Selects bank for read/write during column address latch time.
RAS
Row Address Strobe
Latches row addresses on the positive going edge of the CLK with
Enables row access & precharge.
RAS low.
CAS
Column Address Strobe
Latches column addresses on the positive going edge of the CLK with
Enables column access.
CAS low.
WE
Write Enable
Enables write operation and row precharge.
Latches data in starting from CAS, WE active.
DQM0 ~ 7
Data Input/Output Mask
Makes data output Hi-Z, t
SHZ
after the clock and masks the output.
Blocks data input when DQM active. (Byte masking)
REGE
Register Enable
The device operates in the transparent mode when REGE is low.The A data is latched.
If CLK is held at a high or low logic level . If REGE is low , the A-bus data is stored in the
latch/flip-flop on the low-to-high transition of CLK.
REGE is tied to Vcc through 10K ohm Resistor on PCB. So if REGE of module is float-
ing , this module will be operated as registered mode.
DQ0 ~ 63
Data Input/Output
Data inputs/outputs are multiplexed on the same pins.
CB0 ~ 7
Check bit
Check bits for ECC.
WP
Write protection
WP pin is connected to V
SS
through 47K
Resistor.
When WP is "high", EEPROM programming will be inhibited and the entire memory will
be write - protected.
V
DD
/V
SS
Power Supply/Ground
Power and ground for the input buffers and the core logic.