- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374361 > KM718V990 (SAMSUNG SEMICONDUCTOR CO. LTD.) 512Kx18 Synchronous SRAM(512Kx18位同步靜態(tài) RAM) PDF資料下載
參數(shù)資料
| 型號(hào)： | KM718V990 |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 512Kx18 Synchronous SRAM(512Kx18位同步靜態(tài) RAM) |
| 中文描述： | 512Kx18同步SRAM（512Kx18位同步靜態(tài)內(nèi)存） |
| 文件頁(yè)數(shù)： | 6/17頁(yè) |
| 文件大?。?/td> | 365K |
| 代理商： | KM718V990 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
PRELIMINARY
KM718V990
256Kx36 & 512Kx18 Synchronous SRAM
- 6 -
Rev 0.4
Sep. 1998
KM736V890
SYNCHRONOUS TRUTH TABLE
NOTE
: 1. X means "Don
′
t Care". 2. The rising edge of clock is symbolized by
↑
.
3. WRITE = L means Write operation in WRITE TRUTH TABLE.
WRITE = H means Read operation in WRITE TRUTH TABLE.
4. Operation finally depends on status of asynchronous input pins(ZZ and OE).
CS
1
CS
2
CS
2
ADSP ADSC
ADV
WRITE
CLK
Address Accessed
Operation
H
X
X
X
L
X
X
↑
↑
↑
↑
↑
↑
↑
↑
↑
N/A
Not Selected
L
L
X
L
X
X
X
N/A
Not Selected
L
X
H
L
X
X
X
N/A
Not Selected
L
L
X
X
L
X
X
N/A
Not Selected
L
X
H
X
L
X
X
N/A
Not Selected
L
H
L
L
X
X
X
External Address
Begin Burst Read Cycle
L
H
L
H
L
X
L
External Address
Begin Burst Write Cycle
L
H
L
H
L
X
H
External Address
Begin Burst Read Cycle
X
X
X
H
H
L
H
Next Address
Continue Burst Read Cycle
H
X
X
X
H
L
H
↑
↑
↑
↑
↑
↑
↑
Next Address
Continue Burst Read Cycle
X
X
X
H
H
L
L
Next Address
Continue Burst Write Cycle
H
X
X
X
H
L
L
Next Address
Continue Burst Write Cycle
X
X
X
H
H
H
H
Current Address
Suspend Burst Read Cycle
H
X
X
X
H
H
H
Current Address
Suspend Burst Read Cycle
X
X
X
H
H
H
L
Current Address
Suspend Burst Write Cycle
H
X
X
X
H
H
L
Current Address
Suspend Burst Write Cycle
WRITE TRUTH TABLE
NOTE
: 1. X means "Don
′
t Care".
2. All inputs in this table must meet setup and hold time around the rising edge of CLK(
↑
).
GW
BW
WEa
WEb
WEc
WEd
Operation
H
H
X
X
X
X
READ
H
L
H
H
H
H
READ
H
L
L
H
H
H
WRITE BYTE a
H
L
H
L
H
H
WRITE BYTE b
H
L
H
H
L
L
WRITE BYTE c and d
H
L
L
L
L
L
WRITE ALL BYTEs
L
X
X
X
X
X
WRITE ALL BYTEs
ASYNCHRONOUS TRUTH TABLE
(See Notes 1 and 2)
:
Operation
ZZ
OE
I/O Status
Sleep Mode
H
X
High-Z
Read
L
L
DQ
L
H
High-Z
Write
L
X
Din, High-Z
Deselected
L
X
High-Z
TRUTH TABLES
NOTE
1. X means "Don
′
t Care".
2. ZZ pin is pulled down internally
3. For write cycles that following read cycles, the output buffers must be
disabled with OE, otherwise data bus contention will occur.
4. Sleep Mode means power down state of which stand-by current does
not depend on cycle time.
5. Deselected means power down state of which stand-by current
depends on cycle time.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KM732V589L | 32Kx32 Synchronous SRAM |
| KM732V595A | 32Kx32 Synchronous SRAM |
| KM732V595L | 32Kx32 Synchronous SRAM |
| KM732V596A | 32Kx32 Synchronous SRAM |
| KM732V596L | 32Kx32 Synchronous SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KM7-19-20PN | 制造商:Amphenol Corporation 功能描述:KM AUSTRALIAN PRODUCT - Bulk |
| KM7-19-20PN-MK2 | 制造商:Amphenol Corporation 功能描述:KM AUSTRALIAN PRODUCT - Bulk |
| KM7-19-20SN | 制造商:Amphenol Corporation 功能描述:KM AUSTRALIAN PRODUCT - Bulk |
| KM7-19-20SN-MK2 | 制造商:Amphenol Corporation 功能描述:KM AUSTRALIAN PRODUCT - Bulk |
| KM719N | 制造商:FRONTIER 制造商全稱:Frontier Electronics. 功能描述:10mm Adjustable Unshielded IFT Coils |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。