參數(shù)資料
型號: KM416V4100B
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: 4M x 16bit CMOS Dynamic RAM with Fast Page Mode(4M x 16位 CMOS動態(tài)RAM(帶快速頁模式))
中文描述: 4米× 16位的快速頁面模式的CMOS動態(tài)RAM(4米× 16位的CMOS動態(tài)隨機(jī)存儲器(帶快速頁模式))
文件頁數(shù): 8/35頁
文件大?。?/td> 753K
代理商: KM416V4100B
KM416V4000B,
KM416V4100B
CMOS DRAM
NOTES
An initial pause of 200
us
is required after power-up followed by any 8 RAS-only refresh or CAS-before-RAS refresh cycles
before proper device operation is achieved.
V
IH
(min) and V
IL
(max) are reference levels for measuring timing of input signals. Transition times are measured between
V
IH
(min) and V
IL
(max) and are assumed to be 5ns for all inputs.
Measured with a load equivalent to 1 TTL load and 100pF.
Operation within the
t
RCD
(max) limit insures that
t
RAC
(max) can be met,
t
RCD
(max) is specified as a reference point only.
If
t
RCD
is greater than the specified
t
RCD
(max) limit, then access time is controlled exclusively by
t
CAC
.
Assumes that
t
RCD
t
RCD
(max).
t
OFF
(min)and
t
OEZ
(max) define the time at which the output achieves the open circuit condition and are not referenced V
oh
or V
ol
.
t
WCS
,
t
RWD
,
t
CWD
and
t
AWD
are non restrictive operating parameters. They are included in the data sheet as electrical char-
acteristics only. If
t
WCS
t
WCS
(min), the cycle is an early write cycle and the data output will remain high impedance for the
duration of the cycle. If
t
CWD
t
CWD
(min),
t
RWD
t
RWD
(min) and
t
AWD
t
AWD
(min), then the cycle is a read-modify-write cycle
and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the
condition of the data out is indeterminate.
Either
t
RCH
or
t
RRH
must be satisfied for a read cycle.
These parameters are referenced to CAS falling edge in early write cycles and to W falling edge in read-modify-write cycles.
Operation within the
t
RAD
(max) limit insures that
t
RAC
(max) can be met.
t
RAD
(max) is specified as a reference point only.
If
t
RAD
is greater than the specified
t
RAD
(max) limit, then access time is controlled by
t
AA
.
These specifications are applied in the test mode.
In test mode read cycle, the value of
t
RAC
,
t
AA
,
t
CAC
is delayed by 2ns to 5ns for the specified values. These parameters
should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
5.
6.
7.
8.
9.
10.
11.
12.
1.
2.
3.
4.
KM416V40(1)00B Truth Table
RAS
H
LCAS
X
UCAS
X
W
X
OE
X
DQ0 - DQ7
Hi-Z
DQ8-DQ15
Hi-Z
STATE
Standby
L
H
H
X
X
Hi-Z
Hi-Z
Refresh
L
L
H
H
L
DQ-OUT
Hi-Z
Byte Read
L
H
L
H
L
Hi-Z
DQ-OUT
Byte Read
L
L
L
H
L
DQ-OUT
DQ-OUT
Word Read
L
L
H
L
H
DQ-IN
-
Byte Write
L
H
L
L
H
-
DQ-IN
Byte Write
L
L
L
L
H
DQ-IN
DQ-IN
Word Write
L
L
L
H
H
Hi-Z
Hi-Z
-
相關(guān)PDF資料
PDF描述
KM41V4000D RES,Film,0.33Ohms,250WV,200ppm-TC,4112-Case RoHS Compliant: Yes
KM4211IM8TR3 Dual, 0.2mA, Low Cost, +2.7V & +5V, 35MHz Rail-to-Rail Amp
KM4211 Dual, 0.2mA, Low Cost, +2.7V & +5V, 35MHz Rail-to-Rail Amp
KM4211IM8 Dual, 0.2mA, Low Cost, +2.7V & +5V, 35MHz Rail-to-Rail Amp
KM4211IC8 Multiconductor Cable; Number of Conductors:9; Conductor Size AWG:18; No. Strands x Strand Size:19 x 30; Jacket Material:Polyvinylchloride (PVC); Leaded Process Compatible:Yes; Conductor Material:Copper; Features:Unshielded RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KM416V4100C 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:4M x 16bit CMOS Dynamic RAM with Fast Page Mode
KM416V4104B 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:4M x 16bit CMOS Dynamic RAM with Extended Data Out
KM416V4104C 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:4M x 16bit CMOS Dynamic RAM with Extended Data Out
KM416V4104CS-45 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:4M x 16bit CMOS Dynamic RAM with Extended Data Out
KM4170 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Low Cost, +2.7V & +5V, Rail-to-Rail I/O Amplifiers