
KM29N16000AT, KM29N16000AIT
FLASH MEMORY
2
2Mx8 Bit NAND Flash Memory
The KM29N16000A is a 2M(2,097,152)x8bit NAND Flash
Memory with a spare 64K(65,536)x8bit. Its NAND cell provides
the most cost-effective solution for the solid state mass storage
market. A program operation programs the 264-byte page in
typically 250
μ
s and an erase operation can be performed in
typically 2ms on a 4K-byte block.
Data in the page can be read out at 80ns cycle time per byte.
The I/O pins serve as the ports for address and data input/out-
put as well as command inputs. The on-chip write controller
automates all program and erase system functions including
pulse repetition, where required, and internal verify and margin-
ing of data. Even the write-intensive systems can take advan-
tage of the KM29N16000A extended reliability of 1,000,000
program/erase cycles by providing either ECC (Error Correc-
tion Code) or real time mapping-out algorithm. These algo-
rithms have been implemented in many mass storage
applications and also the spare 8bytes of a page combined with
the other 256 bytes can be utilized by system-level ECC.
The KM29N16000A is an optimum solution for large nonvolatile
storage applications such as solid state storage, digital voice
recorder, digital still camera and other portable applications
requiring nonvolatility.
GENERAL DESCRIPTION
FEATURES
Single 5.0 - volt Supply
Organization
- Memory Cell Array : (2M + 64K)bit x 8bit
- Data Register : (256 + 8)bit x8bit
Automatic Program and Erase
- Page Program : (256 + 8)Byte
- Block Erase : (4K + 128)Byte
- Status Register
264-Byte Page Read Operation
- Random Access : 10
μ
s(Max.)
- Serial Page Access : 80ns(Min.)
Fast Write Cycle Time
- Program time : 250
μ
s(typ.)
- Block Erase time : 2ms (typ.)
Command/Address/Data Multiplexed I/O port
Hardware Data Protection
- Program/Erase Lockout During Power Transitions
Reliable CMOS Floating-Gate Technology
- Endurance : 1M Program/Erase Cycles
- Data Retention : 10years
Command Register Operation
44(40) - Lead TSOP Type II (400mil / 0.8 mm pitch)
- Forward Type
PIN CONFIGURATION
VSS
CLE
ALE
WE
WP
N.C
N.C
N.C
N.C
N.C
N.C
N.C
N.C
N.C
N.C
I/O0
I/O1
I/O2
I/O3
VSS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
VCC
I/O4
I/O5
I/O6
I/O7
N.C
N.C
N.C
N.C
N.C
N.C
N.C
N.C
N.C
N.C
GND
R/B
RE
CE
VCC
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
44(40) TSOP (II)
STANDARD TYPE
NOTE
: Connect all V
CC
and V
SS
pins of each device to power supply outputs.
Do not leave V
CC
or V
SS
disconnected.
PIN DESCRIPTION
Pin Name
Pin Function
I/O
0
~ I/O
7
Data Inputs/Outputs
CLE
Command Latch Enable
ALE
Address Latch Enable
CE
Chip Enable
RE
Read Enable
WE
Write Enable
WP
Write Protect
GND
Ground Input
R/B
Ready/Busy output
V
CC
Power(+5.0V)
V
SS
Ground
N.C
No Connection