參數(shù)資料
型號(hào)： K7A803600M
廠(chǎng)商： SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述： 256Kx36 & 512Kx18 Synchronous SRAM
中文描述： 256Kx36
文件頁(yè)數(shù)： 10/21頁(yè)
文件大?。?/td> 542K
代理商： K7A803600M
K7A801800M
256Kx36 & 512Kx18 Synchronous SRAM
- 10 -
Rev 6.0
March 2000
K7A803600M
DC ELECTRICAL CHARACTERISTICS
(V
DD
=3.3V+0.165V/-0.165V, T
A
=0
°
C to +70
°
C)
Notes :
1. Reference AC Operating Conditions and Characteristics for input and timing.
2. Data states are all zero.
3. In Case of I/O Pins, the Max. V
IH
=V
DDQ
+0.3V.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
MAX
UNIT
NOTES
Input Leakage Current(except ZZ)
I
IL
V
DD
= Max ; V
IN
=V
SS
to V
DD
-2
+2
μ
A
μ
A
Output Leakage Current
I
OL
Output Disabled, V
OUT
=V
SS
to V
DDQ
-2
+2
Operating Current
I
CC
Device Selected, I
OUT
=0mA,
ZZ
≤
V
IL ,
Cycle Time
≥
t
CYC
Min
-20
-
490
mA
1,2
-16
-
450
-15
-
400
-14
-
350
-10
-
300
Standby Current
I
SB
Device deselected, I
OUT
=0mA,
ZZ
≤
V
IL
, f=Max,
All Inputs
≤
0.2V or
≥
V
DD
-0.2V
-20
-
170
mA
-16
-
160
-15
-
150
-14
-
130
-10
-
120
I
SB1
Device deselected, I
OUT
=0mA, ZZ
≤
0.2V,
f = 0, All Inputs=fixed (V
DD
-0.2V or 0.2V)
-
30
mA
I
SB2
Device deselected, I
OUT
=0mA, ZZ
≥
V
DD
-0.2V,
f=Max, All Inputs
≤
V
IL
or
≥
V
IH
-
30
mA
Output Low Voltage(3.3V I/O)
V
OL
I
OL
=8.0mA
-
0.4
V
Output High Voltage(3.3V I/O)
V
OH
I
OH
=-4.0mA
2.4
-
V
Output Low Voltage(2.5V I/O)
V
OL
I
OL
=1.0mA
-
0.4
V
Output High Voltage(2.5V I/O)
V
OH
I
OH
=-1.0mA
2.0
-
V
Input Low Voltage(3.3V I/O)
V
IL
-0.3*
0.8
V
Input High Voltage(3.3V I/O)
V
IH
2.0
V
DD
+0.5**
V
3
Input Low Voltage(2.5V I/O)
V
IL
-0.3*
0.7
V
Input High Voltage(2.5V I/O)
V
IH
1.7
V
DD
+0.5**
V
3
V
SS
V
IH
V
SS-
1.0V
20% t
CYC
(MIN)
(V
DD
=3.3V+0.165V/-0.165V,V
DDQ
=3.3V+0.165/-0.165V or V
DD
=3.3V+0.165V/-0.165V,V
DDQ
=2.5V+0.4V/-0.125V, T
A
=0to70
°
C)
Parameter
TEST CONDITIONS
Value
Input Pulse Level(for 3.3V I/O)
0 to 3.0V
Input Pulse Level(for 2.5V I/O)
0 to 2.5V
Input Rise and Fall Time(Measured at 20% to 80% for 3.3V I/O)
1.0V/ns
Input Rise and Fall Time(Measured at 20% to 80% for 2.5V I/O)
1.0V/ns
Input and Output Timing Reference Levels for 3.3V I/O
1.5V
Input and Output Timing Reference Levels for 2.5V I/O
V
DDQ
/2
Output Load
See Fig. 1
相關(guān)PDF資料
PDF描述
K7B403625M 128Kx36-Bit Synchronous Burst SRAM
K7B801825M 256Kx36 & 512Kx18 Synchronous SRAM
K7B803625M 256Kx36 & 512Kx18 Synchronous SRAM
K7D321874A 32Mb A-die DDR SRAM Specification
K7D321874A-HC33 32Mb A-die DDR SRAM Specification
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
K7A803600M-QC14000 制造商:Samsung SDI 功能描述:
K7A803601M 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:256Kx36 & 512Kx18 Synchronous SRAM
K7A803609A 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:256Kx36 & 512Kx18 Synchronous SRAM
K7A803609B 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:256Kx36 & 512Kx18-Bit Synchronous Pipelined Burst SRAM
K7A803609B_06 制造商:SAMSUNG 制造商全稱(chēng):Samsung semiconductor 功能描述:256Kx36 & 512Kx18 Synchronous SRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*