參數(shù)資料
      型號(hào): K4D553238F-JC40
      廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
      英文描述: 256Mbit GDDR SDRAM
      中文描述: 片256Mbit GDDR SDRAM內(nèi)存
      文件頁數(shù): 13/17頁
      文件大?。?/td> 297K
      代理商: K4D553238F-JC40
      256M GDDR SDRAM
      K4D553238F-JC
      - 13 -
      Rev 1.0 (Mar. 2004)
      AC CHARACTERISTICS
      Simplified Timing @ BL=2, CL=4
      Parameter
      Sym-
      bol
      -2A
      -33
      -36
      -40
      -50
      Unit
      Note
      Min
      -
      2.86
      0.45
      0.45
      -0.6
      -0.6
      -
      0.9
      0.4
      0.85
      0
      0.35
      0.4
      0.4
      0.4
      0.9
      0.9
      0.35
      0.35
      tCLmin
      or
      tCHmin
      tHP
      -0.35
      Max
      Min
      -
      3.3
      0.45
      0.45
      -0.6
      -0.6
      -
      0.9
      0.4
      0.85
      0
      0.35
      0.4
      0.4
      0.4
      0.9
      0.9
      0.35
      0.35
      tCLmin
      or
      tCHmin
      tHP
      -0.35
      Max
      Min
      -
      3.6
      0.45
      0.45
      -0.6
      -0.6
      -
      0.9
      0.4
      0.85
      0
      0.35
      0.4
      0.4
      0.4
      0.9
      0.9
      0.40
      0.40
      tCLmin
      or
      tCHmin
      tHP
      -0.4
      Max
      Min
      4.0
      -
      0.45
      0.45
      -0.6
      -0.6
      -
      0.9
      0.4
      0.85
      0
      0.35
      0.4
      0.4
      0.4
      0.9
      0.9
      0.40
      0.40
      tCLmin
      or
      tCHmin
      tHP
      -0.4
      Max
      Min
      5.0
      -
      0.45
      0.45
      -0.7
      -0.7
      -
      0.9
      0.4
      0.8
      0
      0.3
      0.4
      0.4
      0.4
      1.0
      1.0
      0.45
      0.45
      tCLmin
      or
      tCHmin
      tHP-
      0.45
      Max
      CK cycle time
      CL=3
      CL=4
      t
      CK
      10
      10
      10
      10
      10
      ns
      ns
      tCK
      tCK
      ns
      ns
      ns
      tCK
      tCK
      tCK
      ns
      tCK
      tCK
      tCK
      tCK
      ns
      ns
      ns
      ns
      CK high level width
      CK low level width
      DQS out access time from CK
      Output access time from CK
      Data strobe edge to Dout edge
      t
      DQSQ
      Read preamble
      Read postamble
      CK to valid DQS-in
      DQS-In setup time
      DQS-in hold time
      DQS write postamble
      DQS-In high level width
      DQS-In low level width
      Address and Control input setup
      t
      IS
      Address and Control input hold
      t
      IH
      DQ and DM setup time to DQS
      t
      DS
      DQ and DM hold time to DQS
      t
      CH
      t
      CL
      t
      DQSCK
      t
      AC
      0.55
      0.55
      0.6
      0.6
      0.35
      1.1
      0.6
      1.15
      -
      -
      0.6
      0.6
      0.6
      -
      -
      -
      -
      0.55
      0.55
      0.6
      0.6
      0.35
      1.1
      0.6
      1.15
      -
      -
      0.6
      0.6
      0.6
      -
      -
      -
      -
      0.55
      0.55
      0.6
      0.6
      0.40
      1.1
      0.6
      1.15
      -
      -
      0.6
      0.6
      0.6
      -
      -
      -
      -
      0.55
      0.55
      0.6
      0.6
      0.40
      1.1
      0.6
      1.15
      -
      -
      0.6
      0.6
      0.6
      -
      -
      -
      -
      0.55
      0.55
      0.7
      0.7
      0.45
      1.1
      0.6
      1.2
      -
      -
      0.6
      0.6
      0.6
      -
      -
      -
      -
      1
      t
      RPRE
      t
      RPST
      t
      DQSS
      t
      WPRES
      t
      WPREH
      t
      WPST
      t
      DQSH
      t
      DQSL
      t
      DH
      Clock half period
      t
      HP
      -
      -
      -
      -
      -
      ns
      1
      Data output hold time from DQS
      t
      QH
      -
      -
      -
      -
      -
      ns
      1
      1
      3
      4
      6
      7
      tCL
      tCK
      CK, CK
      DQS
      DQ
      CS
      DM
      2
      5
      tIS
      tIH
      8
      tDS tDH
      0
      tRPST
      tRPRE
      Db0
      Db1
      tDQSS
      tDQSH
      tDQSL
      tCH
      Qa1
      Qa2
      COMMAND
      READA
      WRITEB
      tDQSQ
      t
      WPRES
      t
      WPREH
      tDQSCK
      tAC
      相關(guān)PDF資料
      PDF描述
      K4D553238F-JC50 256Mbit GDDR SDRAM
      K4E151611 1M x 16Bit CMOS Dynamic RAM with Extended Data Out
      K4E151611D 1M x 16Bit CMOS Dynamic RAM with Extended Data Out
      K4E151612D 1M x 16Bit CMOS Dynamic RAM with Extended Data Out
      K4E171611D 1M x 16Bit CMOS Dynamic RAM with Extended Data Out
      相關(guān)代理商/技術(shù)參數(shù)
      參數(shù)描述
      K4D553238F-JC50 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mbit GDDR SDRAM
      K4D55323QF-GC33 制造商:Samsung Semiconductor 功能描述:
      K4D623237A-QC60 制造商:Samsung Semiconductor 功能描述: 制造商:Samsung Semiconductor 功能描述:2M X 32 DDR DRAM, 5.5 ns, PQFP100
      K4D623238B-GC 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Mbit DDR SDRAM
      K4D623238B-GC/L33 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Mbit DDR SDRAM