參數(shù)資料
型號(hào)： K4D551638F-TC36
廠商： SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述： 256Mbit GDDR SDRAM
中文描述： 片256Mbit GDDR SDRAM內(nèi)存
文件頁(yè)數(shù)： 15/16頁(yè)
文件大?。?/td> 206K
代理商： K4D551638F-TC36
256M GDDR SDRAM
K4D551638F-TC
- 15 -
Rev 1.7 (June 2004)
Target Spec
Write Interrupted by a Read & DM
A burst write can be interrupted by a read command of any bank. The DQ
’
s must be in the high impedance state at
least one clock cycle before the interrupting read data appear on the outputs to avoid data contention. When the read
command is registered, any residual data from the burst write cycle must be masked by DM. The delay from the last data
to read command (tCDLR) is required to avoid the data contention DRAM inside. Data that are presented on the DQ pins
before the read command is initiated will actually be written to the memory. Read command interrupting write can not be
issued at the next clock edge of that of write command.
Command
< Burst Length=8, CAS Latency=3 >
NOP
WRITE
NOP
NOP
READ
NOP
NOP
NOP
NOP
DQS
DQ
′
s
Din 0
Din 1
Din 2
Din 3
Din 4
t
CDLR
Din 5
Dout 0 Dout 1
Din 6
Din 7
t
CDLR
CAS Latency=3
t
DQSSmax
DQS
DQ
′
s
CAS Latency=3
t
DQSSmin
Din 7
Din 0
Din 1
Din 2
Din 3
Din 4
Din 5
Din 6
DM
Dout 0 Dout 1
2
0
1
5
3
4
8
6
7
t
WPRES*5
t
WPRES*5
CK
CK
The following function established how a Read command may interrupt a Write burst and which input data is not written
into the memory.
1. For Read commands interrupting a Write burst, the minimum Write to Read command delay is 2 clock cycles. The
case where the Write to Read delay is 1 clock cycle is disallowed
2. For Read commands interrupting a Write burst, the DM pin must be used to mask the input data words whcich imme-
diately precede the interrupting Read operation and the input data word which immediately follows the interrupting
Read operation
3. For all cases of a Read interrupting a Write, the DQ and DQS buses must be released by the driving chip (i.e., the
memory controller) in time to allow the buses to turn around before the DDR SDRAM drives them during a read oper-
ation.
4. If input Write data is masked by the Read command, the DQS input is ignored by the DDR SDRAM.
* This function is only supported in 200/166MHz.
相關(guān)PDF資料
PDF描述
K4D551638F-TC40 256Mbit GDDR SDRAM
K4D551638F-TC50 256Mbit GDDR SDRAM
K4D551638F-TC60 256Mbit GDDR SDRAM
K4D553235F-GC 256M GDDR SDRAM
K4D553235F-GC25 256M GDDR SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
K4D551638F-TC40 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mbit GDDR SDRAM
K4D551638F-TC50 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mbit GDDR SDRAM
K4D551638F-TC50000 制造商:Samsung Semiconductor 功能描述:DRAM Chip GDDR SDRAM 256M-Bit 16Mx16 2.6V 66-Pin TSOP-II
K4D551638F-TC60 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256Mbit GDDR SDRAM
K4D553235F-GC 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:256M GDDR SDRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*