- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2002 > ISLA212P20IRZ (Intersil)IC ADC 12BIT SRL/SPI 72QFN PDF資料下載
參數(shù)資料
| 型號： | ISLA212P20IRZ |
| 廠商： | Intersil |
| 文件頁數(shù)： | 15/36頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 12BIT SRL/SPI 72QFN |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | FemtoCharge™ |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 200M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 468mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 72-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 72-QFN（10x10） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
ISLA212P
22
FN7717.2
November 30, 2012
Data Format
Output data can be presented in three formats: two’s
complement (default), Gray code and offset binary. The data
format can be controlled through the SPI port, by writing to
address 0x73. Details on this are contained in “Serial Peripheral
Offset binary coding maps the most negative input voltage to
code 0x000 (all zeros) and the most positive input to 0xFFF (all
ones). Two’s complement coding simply complements the MSB
of the offset binary representation.
When calculating Gray code the MSB is unchanged. The
remaining bits are computed as the XOR of the current bit
position and the next most significant bit. Figure 33 shows this
operation.
Converting back to offset binary from Gray code must be done
recursively, using the result of each bit for the next lower bit as
shown in Figure 34.
Mapping of the input voltage to the various data formats is
shown in Table 3.
Clock Divider Synchronous Reset
If the selectable clock divider is used, the ADC's internal sample
clock will be at half the frequency (DIV=2) or one quarter the
frequency (DIV=4) of the device clock. The phase relationship
between the sample clock and the device clock is initially
indeterminate. An output clock (CLKOUTP, CLKOUTN) is provided
to facilitate latching of the sampled data and estimation of the
internal sample clock's phase. The output clock has a fixed
phase relationship to the sample clock. When the selectable
clock divider is set to 2 or 4, the output clock's phase relationship
to the sample clock remains fixed but is initially indeterminate
with respect to the device clock. When the selectable clock
divider is set to 2 or 4, the synchronous clock divider reset
feature allows the phase of the internal sample clock and the
output clock to be synchronized (refer to Figure 35) with respect
to the device clock. This simplifies data capture in systems
employing multiple A/Ds where sampling of the inputs is desired
to be synchronous.
The reset signal must be well-timed with respect to the sample
clock (See “Switching Specifications” on page 13).
A 100
Ω differential termination resistor must be supplied
between CLKDIVRSTP and CLKDIVRSTN, external to the ADC, (on
the PCB) and should be located as close to the CLKDIVRSTP/N
pins as possible.
FIGURE 33. BINARY TO GRAY CODE CONVERSION
10
11
9
0
1
BINARY
10
11
9
0
GRAY CODE
1
FIGURE 34. GRAY CODE TO BINARY CONVERSION
10
11
9
0
1
BINARY
10
11
9
0
GRAY CODE
1
TABLE 3. INPUT VOLTAGE TO OUTPUT CODE MAPPING
INPUT
VOLTAGE
OFFSET BINARY
TWO’S
COMPLEMENT
GRAY CODE
–Full Scale
0000 0000 0000
1000 0000 0000
0000 0000 0000
–Full Scale
+ 1LSB
0000 0000 0001
1000 0000 0001
0000 0000 0001
Mid–Scale
1000 0000 0000
0000 0000 0000
1100 0000 0000
+Full Scale
– 1LSB
1111 1111 1110
0111 1111 1110
1000 0000 0001
+Full Scale
1111 1111 1111
0111 1111 1111
1000 0000 0000
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISLA214S50IR1Z | IC ADC |
| ISLA222P13IRZ | IC ADC 12BIT SRL/SPI 72QFN |
| ISLA224S25IR1Z | IC ADC |
| KAD2708C-27Q68 | IC ADC 8BIT 275MSPS PAR 68-QFN |
| KAD2708L-27Q68 | IC ADC 8BIT 275MSPS PAR 68-QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISLA212P25 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:12-Bit, 500MSPS ADC Programmable Built-in Test Patterns |
| ISLA212P25IRZ | 制造商:Intersil Corporation 功能描述:12-BIT 250MSPS ADC, 72-PIN QFN - Trays 制造商:Intersil Corporation 功能描述:IC ADC 12BIT SPI/SRL 250M 72QFN |
| ISLA212P50 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:12-Bit, 500MSPS ADC Programmable Built-in Test Patterns |
| ISLA212P50_1105 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:12-Bit, 500MSPS ADC Programmable Built-in Test Patterns |
| ISLA212P50IRZ | 制造商:Intersil Corporation 功能描述:12-BIT 500MSPS ADC, 72-PIN QFN - Bulk 制造商:Intersil 功能描述:Intersil ISLA212P50IRZ Analog to Digital Converters (ADC) 制造商:Intersil Corporation 功能描述:IC ADC 12BIT SRL/SPI 72QFN 制造商:Intersil 功能描述:12-BIT 500MSPS ADC 7 2-PIN |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。