- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383182 > ISL98001CQZ-210 (INTERSIL CORP) Triple Video Digitizer with Digital PLL PDF資料下載
參數(shù)資料
| 型號： | ISL98001CQZ-210 |
| 廠商： | INTERSIL CORP |
| 元件分類： | 消費家電 |
| 英文描述： | Triple Video Digitizer with Digital PLL |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP128 |
| 封裝： | 14 x 20 MM, ROHS COMPLIANT, PLASTIC, MS-022, MQFP-128 |
| 文件頁數(shù)： | 26/29頁 |
| 文件大?。?/td> | 470K |
| 代理商： | ISL98001CQZ-210 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁
26
FN6148.0
October 25, 2005
To allow input monitoring and mode detection during power-
down, the following blocks remain active:
Serial interface (including the crystal oscillator) to enable
register read/write activity
Activity and polarity detect functions (registers 0x01 and
0x02)
The HSYNC
OUT
and VSYNC
OUT
pins (for mode
detection)
Initialization
The ISL98001 initializes with default register settings for an
AC-coupled, RGB input on the VGA1 channel, with a 24-bit
output.
Reset
The ISL98001 has a Power On Reset (POR) function that
resets the chip to its default state when power is initially
applied, including resetting all the registers to their default
settings as described in the Register Listing. The external
RESET pin duplicates the reset function of the POR without
having to cycle the power supplies. The RESET pin does not
need to be used in normal operation and can be tied high.
ISL98001 Serial Communication
Overview
The ISL98001 uses a 2-wire serial bus for communication
with its host. SCL is the Serial Clock line, driven by the host,
and SDA is the Serial Data line, which can be driven by all
devices on the bus. SDA is open drain to allow multiple
devices to share the same bus simultaneously.
Communication is accomplished in three steps:
1)
The Host selects the ISL98001 it wishes to communicate
with.
2)
The Host writes the initial ISL98001 Configuration
Register address it wishes to write to or read from.
3)
The Host writes to or reads from the ISL98001’s
Configuration Register. The ISL98001’s internal address
pointer auto increments, so to read registers 0x00 through
0x1B, for example, one would write 0x00 in step 2, then
repeat step three 28 times, with each read returning the
next register value.
The ISL98001 has a 7-bit address on the serial bus. The
upper 6-bits are permanently set to 100110, with the lower
bit determined by the state of pin 48. This allows two
ISL98001s to be independently controlled while sharing the
same bus.
The bus is nominally inactive, with SDA and SCL high.
Communication begins when the host issues a START
command by taking SDA low while SCL is high (Figure 9).
The ISL98001 continuously monitors the SDA and SCL lines
for the start condition and will not respond to any command
until this condition has been met. The host then transmits the
7-bit serial address plus a R/W bit, indicating if the next
transaction will be a Read (R/W = 1) or a Write (R/W = 0). If
the address transmitted matches that of any device on the
bus, that device must respond with an ACKNOWLEDGE
(Figure 10).
Once the serial address has been transmitted and
acknowledged, one or more bytes of information can be
written to or read from the slave. Communication with the
selected device in the selected direction (read or write) is
ended by a STOP command, where SDA rises while SCL is
high (Figure 9), or a second START command, which is
commonly used to reverse data direction without
relinquishing the bus.
Data on the serial bus must be valid for the entire time SCL
is high (Figure 11). To achieve this, data being written to the
ISL98001 is latched on a delayed version of the rising edge
of SCL. SCL is delayed and deglitched inside the ISL98001
for three crystal clock periods (120ns for a 25MHz crystal) to
eliminate spurious clock pulses that could disrupt serial
communication.
When the contents of the ISL98001 are being read, the SDA
line is updated after the falling edge of SCL, delayed and
deglitched in the same manner.
Configuration Register Write
Figure 12 shows two views of the steps necessary to write
one or more words to the Configuration Register.
Configuration Register Read
Figure 13 shows two views of the steps necessary to read
one or more words from the Configuration Register.
SCL
SDA
Start
Stop
FIGURE 9. VALID START AND STOP CONDITIONS
ISL98001
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL98001CQZ-240 | Triple Video Digitizer with Digital PLL |
| ISL98001CQZ-275 | Triple Video Digitizer with Digital PLL |
| ISL98001 | Triple Video Digitizer with Digital PLL |
| ISL9R1560G2 | 8A, 600V Stealth Diode(8A，600V Stealth二極管) |
| ISO213 | Two-Port Isolated, Low Profile Isolated Instrumentation Amplifier(兩端口隔離、低外形隔離儀用放大器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL98001CQZ-240 | 功能描述:IC TRPL VIDEO DIGITIZER 128-MQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標準包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應用:移動電話，手機，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064 |
| ISL98001CQZ-275 | 功能描述:IC TRPL VIDEO DIGITIZER 128-MQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標準包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應用:移動電話，手機，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064 |
| ISL98001CQZ-EVALZ | 功能描述:EVALUATION BOARD ISL98001CQZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| ISL98001CQZ-R5296 | 制造商:Intersil Corporation 功能描述:ISL98001CQZ PB-FREE TRIPLE VIDEO DIGITIZER W/ DIGITAL PLL, T - Trays |
| ISL98001IQZ-140 | 功能描述:IC TRPL VIDEO DIGITIZER 128-MQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 標準包裝:250 系列:- 類型:電平移位器 應用:LCD 電視機/監(jiān)控器 安裝類型:表面貼裝 封裝/外殼:28-WFQFN 裸露焊盤 供應商設(shè)備封裝:28-WQFN（4x4）裸露焊盤 包裝:帶卷 (TR) 其它名稱:296-32523-2TPS65198RUYT-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復。