參數(shù)資料
型號: ISL96017WIRT8Z
廠商: INTERSIL CORP
元件分類: 數(shù)字電位計
英文描述: 128-Tap DCP, 16kbit EEPROM, and I2C Serial Interface
中文描述: 10K DIGITAL POTENTIOMETER, 2-WIRE SERIAL CONTROL INTERFACE, 128 POSITIONS, PDSO8
封裝: 3 X 3 MM, 0.80 MM HEIGHT, 0.65 MM PITCH, ROHS COMPLIANT, PLASTIC, TDFN-8
文件頁數(shù): 9/11頁
文件大?。?/td> 330K
代理商: ISL96017WIRT8Z
9
FN8243.1
April 17, 2006
Write Operation
A Write operation requires a START condition, followed by a
valid Identification Byte, a valid Address Byte, one or more
Data Bytes, and a STOP condition (See Figure 8). After each
of the bytes, this device responds with an ACK. At this time,
if the operation is only writing to volatile registers, then the
device enters its standby state. If one or more Data Bytes
are to be written to non-volatile memory, the device begins
its internal write cycle to non-volatile memory. During this
cycle, the device ignores transitions at the SDA and SCL
pins, and the SDA output is at a high impedance state. When
the internal non-volatile write cycle is completed, the device
enters its standby state.
The memory is organized as 128 pages of 16 bytes each.
This allows writing 16 bytes on a single I
2
C interface
operation, followed by a single internal non-volatile write
cycle. The addresses of bytes within a page share the same
eight MSBs, and differ on the four LSBs. For example, the
first page is located at addresses 0 hex through F hex, the
second page is located at addresses 10 hex through 1F hex,
etc.
A Write operation with more than one Data Byte sends the
first Data Byte to the memory address indicated by the three
address bits of the Identification Byte plus the eight bits of
the Address Byte, the second Data Byte to the following
address, etc.
A single Write operation has to stay within a page. If the
Address Byte corresponds to the lowest address of a page,
then the Write operation can have anywhere from 1 to 16
Data Bytes. If the Address Byte corresponds to the highest
address of a page, then only one byte can be written with
that Write operation.
See “Access to DCP Register and IVR” for additional
information.
Data Protection
The WP pin has to be at logic HIGH to perform any Write
operation to the device. When WP is active (LOW) the
device ignores Data Bytes of a Write operation, does not
respond to them with ACK, and instead, goes to its standby
state waiting for a new START condition.
A valid Identification Byte, Address Byte, and total number of
SCL pulses act as a protection of both volatile and non-
volatile registers.
During a Write sequence, Data Bytes are loaded into an
internal shift register as they are received. If the address bits
in the Identification Byte plus the bits in the Address Byte are
all ones, the Data Byte is transferred to the DCP Register at
the falling edge of the SCL pulse that loads the last bit (LSB)
of the Data Byte.
The STOP condition acts as a protection of non-volatile
memory. Non-volatile internal write cycles are started by
STOP conditions.
Read Operation
A Read operation consist of a three byte instruction followed
by one or more Data Bytes (See Figure 9). The master
initiates the operation issuing the following sequence: a
START, the Identification Byte with the R/W bit set to “0”, an
Address Byte which contains the LSBs of the memory
address, a second START, and a second Identification Byte
with the same address bits but with the R/W bit set to “1”.
After each of the three bytes, this device responds with an
ACK. Then this device transmits Data Bytes as long as the
master responds with an ACK during the SCL cycle following
the eighth bit of each byte. The master terminates the Read
operation (issuing a STOP condition) following the last bit of
the last Data Byte. The Data Bytes are from the memory
location indicated by an internal pointer. This pointer initial
value is determined by the address bits in the Identification
Byte plus the bits in the Address Byte in the Read operation
instruction, and increments by one during transmission of
each Data Byte.
SDA OUTPUT FROM
TRANSMITTER
SDA OUTPUT FROM
RECEIVER
8
1
9
START
ACK
SCL FROM MASTER
HIGH IMPEDANCE
HIGH IMPEDANCE
FIGURE 7. ACKNOWLEDGE RESPONSE FROM RECEIVER
ISL96017
相關(guān)PDF資料
PDF描述
ISL97516 600kHz/1.2MHz PWM Step-Up Regulator
ISL97516_07 600kHz/1.2MHz PWM Step-Up Regulator
ISL97516IUZ 600kHz/1.2MHz PWM Step-Up Regulator
ISL97516IUZ-T 600kHz/1.2MHz PWM Step-Up Regulator
ISL97516IUZ-TK 600kHz/1.2MHz PWM Step-Up Regulator
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ISL96017WIRT8Z-T 功能描述:IC XDCP 128-TAP 10KOHM 8-TDFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 接片:256 電阻(歐姆):100k 電路數(shù):2 溫度系數(shù):標準值 35 ppm/°C 存儲器類型:易失 接口:6 線串行(芯片選擇,遞增,增/減) 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR)
ISL96017WIRT8Z-TK 功能描述:IC XDCP 128-TAP 10KOHM 8-TDFN RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)字電位器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 接片:256 電阻(歐姆):100k 電路數(shù):2 溫度系數(shù):標準值 35 ppm/°C 存儲器類型:易失 接口:6 線串行(芯片選擇,遞增,增/減) 電源電壓:2.6 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:14-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR)
ISL97516IUZ 功能描述:直流/直流開關(guān)轉(zhuǎn)換器 600KHZ/1.2MHZ PWM ST EP-UP REG 8LD RoHS:否 制造商:STMicroelectronics 最大輸入電壓:4.5 V 開關(guān)頻率:1.5 MHz 輸出電壓:4.6 V 輸出電流:250 mA 輸出端數(shù)量:2 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT
ISL97516IUZEVALZ 制造商:Intersil Corporation 功能描述:ISL97516IUZ EVALUATION BOARD - 8LD MSOP - ROHS COMPLIANT - Bulk 制造商:Intersil Corporation 功能描述:EVALUATION BOARD FOR ISL97516IUZ 制造商:Intersil 功能描述:ISL97516IUZ EVALI ON BRD 8LD RHS CMPL
ISL97516IUZ-EVALZ 功能描述:EVALUATION BOARD FOR ISL97516IUZ RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - DC/DC 與 AC/DC(離線)SMPS 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標準包裝:1 系列:True Shutdown™ 主要目的:DC/DC,步升 輸出及類型:1,非隔離 功率 - 輸出:- 輸出電壓:- 電流 - 輸出:1A 輸入電壓:2.5 V ~ 5.5 V 穩(wěn)壓器拓撲結(jié)構(gòu):升壓 頻率 - 開關(guān):3MHz 板類型:完全填充 已供物品:板 已用 IC / 零件:MAX8969