- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384529 > ISL88731HRZ-T (INTERSIL CORP) SMBus Level 2 Battery Charger PDF資料下載
參數(shù)資料
| 型號： | ISL88731HRZ-T |
| 廠商： | INTERSIL CORP |
| 元件分類： | 電源管理 |
| 英文描述： | SMBus Level 2 Battery Charger |
| 中文描述： | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PQCC28 |
| 封裝： | 5 X 5 MM, 0.80 MM HEIGHT, ROHS COMPLIANT, PLASTIC, TQFN-28 |
| 文件頁數(shù)： | 10/22頁 |
| 文件大?。?/td> | 474K |
| 代理商： | ISL88731HRZ-T |
10
FN9258.0
November 20, 2006
Undervoltage Detect and Battery Trickle Charging
If the voltage at CSON falls below 2.5V ISL88731 reduces
the charge current limit to 128mA to trickle charge the
battery. When the voltage rises above 2.7V the charge
current reverts to the programmed value in the
ChargeCurrent register.
Over Temperature Protection
If the die temp exceeds +150°C, it stops charging. Once the
die temp drops below +125°C, charging will start up again.
The System Management Bus
The System Management Bus (SMBus) is a 2 wire bus that
supports bidirectional communications. The protocol is
described briefly here. More detail is available from
www.smbus.org.
General SMBus Architecture
Data Validity
The data on the SDA line must be stable during the HIGH
period of the SCL, unless generating a START or STOP
condition. The HIGH or LOW state of the data line can only
change when the clock signal on the SCL line is LOW. Refer
to Figure 15.
START and STOP Conditions
As shown in Figure 16, START condition is a HIGH to LOW
transition of the SDA line while SCL is HIGH.
The STOP condition is a LOW to HIGH transition on the SDA
line while SCL is HIGH. A STOP condition must be sent before
each START condition.
Acknowledge
Each address and data transmission uses 9 clock pulses. The
ninth pulse is the acknowledge bit (ACK). After the start
condition, the master sends 7 slave address bits and a R/W bit
during the next 8 clock pulses. During the ninth clock pulse, the
device that recognizes its own address holds the data line low
to acknowledge. The acknowledge bit is also used by both the
master and the slave to acknowledge receipt of register
addresses and data as described below.
SMBus Transactions
All transactions start with a control byte sent from the SMBus
master device. The control byte begins with a Start condition,
followed by 7-bits of slave address (0001001 for the ISL88731)
followed by the R/W bit. The R/W bit is 0 for a write or 1 for a
read. If any slave devices on the SMBus bus recognize their
address, they will Acknowledge by pulling the serial data (SDA)
line low for the last clock cycle in the control byte. If no slaves
exist at that address or are not ready to communicate, the data
line will be 1, indicating a Not Acknowledge condition.
Once the control byte is sent, and the ISL88731
acknowledges it, the 2nd byte sent by the master must be a
register address byte such as 0x14 for the ChargeCurrent
register. The register address byte tells the ISL88731 which
register the master will write or read. See Table 1 for details
of the registers. Once the ISL88731 receives a register
address byte it responds with an acknowledge.
VDDSMB
S
S
output
input
SCL
control
SMBus master
CPU
SDA
control
to other
slave devices
output
input
state
machine
registers
memory
etc.
output
input
SCL
control
SDA
control
output
input
SMBus Slave
state
machine
registers
memory
etc.
output
input
SCL
control
SDA
control
output
input
SMBus Slave
SDA
SCL
DATA LINE
STABLE
DATA VALID
CHANGE
OF DATA
ALLOWED
FIGURE 15. DATA VALIDITY
SDA
SCL
START
CONDITION
FIGURE 16. START AND STOP WAVEFORMS
STOP
CONDITION
S
P
SDA
SCL
FIGURE 17. ACKNOWLEDGE ON THE I
2
C BUS
1
2
8
9
ACKNOWLEDGE
FROM SLAVE
MSB
START
ISL88731
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL89400 | 100V, 1.25A Peak, High Frequency Half-Bridge Drivers |
| ISL89400AR3Z | 100V, 1.25A Peak, High Frequency Half-Bridge Drivers |
| ISL89401AR3Z | 100V, 1.25A Peak, High Frequency Half-Bridge Drivers |
| ISL9000AMRNCEP | Dual LDO with Low Noise, Very High PSRR and Low IQ |
| ISL9000IRBBZ | Dual LDO with Low Noise, Very High PSRR, and Low IQ |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL88732HRTZ | 制造商:Intersil Corporation 功能描述:PB-FREE ISL88732 NB BATTERY CHARGER W/ TURBO SUPPORT (P6 SH - Rail/Tube 制造商:Intersil Corporation 功能描述:IC BATT CHRGR LI-ION/POL 28TQFN 制造商:Intersil 功能描述:SMBus Level 2 Batt. Charger IC 制造商:Intersil 功能描述:SMBus Level 2 Battery Charger with Boost Mode |
| ISL88732HRTZ-T | 制造商:Intersil Corporation 功能描述:PB-FREE ISL88732 NB BATTERY CHARGER W/ TURBO SUPPORT (P6 SH - Tape and Reel 制造商:Intersil Corporation 功能描述:IC BATT CHRGR LI-ION/POL 28TQFN 制造商:Intersil 功能描述:SMBus Level 2 Batt. Charger IC ---- |
| ISL88733HRTZ | 制造商:Intersil Corporation 功能描述:PB-FREE ISL88733 NB BATTERY CHARGER W/ TURBO SUPPORT (P6 SH - Rail/Tube 制造商:Intersil Corporation 功能描述:IC BATT CHRGR LI-ION/POL 28TQFN 制造商:Intersil 功能描述:SMBus Lvl 2 Battery Chargr w/ Boost Mode |
| ISL88733HRTZ-T | 制造商:Intersil Corporation 功能描述:PB-FREE ISL88733 NB BATTERY CHARGER W/ TURBO SUPPORT (P6 SH - Tape and Reel 制造商:Intersil Corporation 功能描述:IC BATT CHRGR LI-ION/POL 28TQFN 制造商:Intersil 功能描述:SMBus Lvl 2 Battery Chargr w/ Boost Mode |
| ISL88734CAZ | 制造商:Intersil Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。