- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384528 > ISL6752 (Intersil Corporation) Octal Buffers/Drivers With 3-State Outputs 20-PDIP -40 to 85 PDF資料下載
參數(shù)資料
| 型號： | ISL6752 |
| 廠商： | Intersil Corporation |
| 英文描述： | Octal Buffers/Drivers With 3-State Outputs 20-PDIP -40 to 85 |
| 中文描述： | ZVS全橋電流模式PWM可調(diào)的同步整流控制 |
| 文件頁數(shù)： | 8/16頁 |
| 文件大?。?/td> | 436K |
| 代理商： | ISL6752 |
8
FN9181.1
March 10, 2005
Pin Descriptions
VDD -
VDD is the power connection for the IC. To optimize
noise immunity, bypass VDD to GND with a ceramic
capacitor as close to the VDD and GND pins as possible.
VDD is monitored for supply voltage undervoltage lock-out
(UVLO). The start and stop thresholds track each other
resulting in relatively constant hysteresis.
GND -
Signal and power ground connections for this device.
Due to high peak currents and high frequency operation, a
low impedance layout is necessary. Ground planes and
short traces are highly recommended.
VREF -
The 5.00V reference voltage output having 3%
tolerance over line, load and operating temperature. Bypass
to GND with a 0.1
μ
F to 2.2
μ
F low ESR capacitor.
CT -
The oscillator timing capacitor is connected between
this pin and GND. It is charged through an internal 200
μ
A
current source and discharged with a user adjustable current
source controlled by RTD.
RTD -
This is the oscillator timing capacitor discharge
current control pin. The current flowing in a resistor
connected between this pin and GND determines the
magnitude of the current that discharges CT. The CT
discharge current is nominally 20x the resistor current. The
PWM deadtime is determined by the timing capacitor
discharge duration. The voltage at RTD is nominally 2.00V.
CS -
This is the input to the overcurrent comparator. The
overcurrent comparator threshold is set at 1.00 V nominal.
The CS pin is shorted to GND at the termination of either
PWM output.
Depending on the current sensing source impedance, a
series input resistor may be required due to the delay
between the internal clock and the external power switch.
This delay may result in CS being discharged prior to the
power switching device being turned off.
OUTUL and OUTUR -
These outputs control the upper
bridge FETs and operate at a fixed 50% duty cycle in
alternate sequence. OUTUL controls the upper left FET and
OUTUR controls the upper right FET. The left and right
designation may be switched as long as they are switched in
conjunction with the lower FET outputs, OUTLL and OUTLR.
RESDEL -
Sets the resonant delay period between the
toggle of the upper FETs and the turn on of either of the
lower FETs. The voltage applied to RESDEL determines
when the upper FETs switch relative to a lower FET turning
on. Varying the control voltage from 0 to 2.00V increases the
resonant delay duration from 0 to 100% of the deadtime. The
control voltage divided by 2 represents the percent of the
deadtime equal to the resonant delay. In practice the
maximum resonant delay must be set lower than 2.00V to
ensure that the lower FETs, at maximum duty cycle, are OFF
prior to the switching of the upper FETs.
OUTLL and OUTLR -
These outputs control the lower
bridge FETs, are pulse width modulated, and operate in
alternate sequence. OUTLL controls the lower left FET and
OUTLR controls the lower right FET. The left and right
designation may be switched as long as they are switched in
conjunction with the upper FET outputs, OUTUL and
OUTUR.
OUTLLN and OUTLRN -
These outputs are the
complements of the PWM (lower) bridge FETs. OUTLLN is
the complement of OUTLL and OUTLRN is the complement
of OUTLR. These outputs are suitable for control of
synchronous rectifiers. The phase relationship between
each output and its complement is controlled by the voltage
applied to VADJ.
VADJ -
A 0 - 5V control voltage applied to this input sets the
relative delay or advance between OUTLL/OUTLR and
OUTLLN/OUTLRN. The phase relationship between
OUTUL/OUTUR and OUTLL/OUTLR is maintained
regardless of the phase adjustment between OUTLL/OUTLR
and OUTLLN/OUTLRN.
FIGURE 3. DEADTIME (DT) vs CAPACITANCE
FIGURE 4. CAPACITANCE vs FREQUENCY
Typical Performance Curves
(Continued)
0
10
20
30
40
50
60
70
80
90
100
10
100
RTD (k
)
D
CT =
1000pF
680pF
470pF
330pF
220pF
100pF
1-10
4
1-10
3
0.1
1
10
10
100
CT (nF)
F
RTD =
10k
50k
100k
1-10
3
ISL6752
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISL6752AAZA-T | ZVS Full-Bridge Current-Mode PWM with Adjustable Synchronous Rectifier Control |
| ISL6752AAZA | Octal Buffers/Drivers With 3-State Outputs 20-PDIP -40 to 85 |
| ISL6753 | Octal Buffers/Drivers With 3-State Outputs 20-SO -40 to 85 |
| ISL6753AAZA-T | ZVS Full-Bridge PWM Controller |
| ISL6753AAZA | Octal Buffers/Drivers With 3-State Outputs 20-SO -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL6752/54EVAL1Z | 功能描述:BOARD DEMO FOR ISL6752 ISL6754 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - DC/DC 與 AC/DC（離線）SMPS 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:True Shutdown™ 主要目的:DC/DC，步升 輸出及類型:1，非隔離 功率 - 輸出:- 輸出電壓:- 電流 - 輸出:1A 輸入電壓:2.5 V ~ 5.5 V 穩(wěn)壓器拓撲結(jié)構(gòu):升壓 頻率 - 開關(guān):3MHz 板類型:完全填充 已供物品:板 已用 IC / 零件:MAX8969 |
| ISL6752AAZA | 功能描述:IC REG CTRLR PWM CM 16-QSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標準包裝:75 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:1MHz 占空比:81% 電源電壓:4.3 V ~ 13.5 V 降壓:是 升壓:是 回掃:是 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:0°C ~ 70°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:管件 產(chǎn)品目錄頁面:1051 (CN2011-ZH PDF) 其它名稱:296-2543-5 |
| ISL6752AAZAR5325 | 制造商:Intersil Corporation 功能描述:- Rail/Tube |
| ISL6752AAZA-T | 功能描述:IC REG CTRLR PWM CM 16-QSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- PWM 型:電流模式 輸出數(shù):1 頻率 - 最大:275kHz 占空比:50% 電源電壓:18 V ~ 110 V 降壓:無 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:是 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 包裝:帶卷 (TR) |
| ISL6752AAZA-TR5325 | 制造商:Intersil Corporation 功能描述:ZVS Full-Bridge Current-Mode PWM with Adjustable Synchronous Rectifier Control |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。