參數(shù)資料
型號: ISL5416KI
廠商: INTERSIL CORP
元件分類: 無繩電話/電話
英文描述: Four-Channel Wideband Programmable DownConverter
中文描述: TELECOM, CELLULAR, BASEBAND CIRCUIT, PBGA256
封裝: 17 X 17 MM, PLASTIC, BGA-256
文件頁數(shù): 32/71頁
文件大?。?/td> 2013K
代理商: ISL5416KI
32
Tables of Top Level Registers
In the tables below “reset state” indicates the register
contents after a HW reset or a SW hard reset. Unless
noted, a soft channel reset does not clear register
contents. A soft channel reset does clear the slave
registers of a master/slave pair (such as channel data
path control) but does not clear the master.
This register controls the output SYNC signal polarity, the
output clock rate and polarity, output data modes, and
channel cascading.
TABLE 15. COMMON OUTPUT CONTROL FUNCTIONS (GWA = 0000h)
RESET STATE = 0x00000001h
P(31:0)
FUNCTION
31
ENABLE SERIAL OUTPUT.
1 = serial output mode is enabled. The DOUT parallel data bus is replaced with 4 serial output busses -- one per channel. See 0*06h
- 0*08h and Table 30.
30
RESERVED. Set to 0.
29
SCLK RESET.
1 = serial clock divider is reset by SYNCInX if the reset serial output bit is set in IWA = *000h, bits 13 or 29 of any of the 4 channels.
28
SCLK POLARITY.
1 = Low to High transitions at the center of the data bit.
0 = High to Low transitions at the center of the data bit.
27:25
SCLK RATE.
000 = SCLK DIsabled.
001 = input clock rate.
010 = input clock rate / 2.
011 = input clock rate / 4.
100 = input clock rate / 8.
101 = input clock rate /16.
24:21
RESERVED. Set to 0.
20
ROUTE CHANNEL 2 TO CHANNEL 3.
1 = route the output of FIR2 of channel 2 to the input of the CIC to FIR1 gain block in channel 3.
19
ROUTE CHANNEL 1 TO CHANNEL 2.
1 = route the output of FIR2 of channel 1 to the input of the CIC to FIR1 gain block in channel 2.
18
ROUTE CHANNEL 0 TO CHANNEL 1.
1 = route the output of FIR2 of channel 0 to the input of the CIC to FIR1 gain block in channel 1.
17
CHANNEL 0 EXTERNAL AGC SOURCE SELECT.
0 = when bit 14 is set, Channel 1 controls Channel 0 gain.
1 = when bit 14 is set, Channel 3 controls Channel 0 gain.
16
CHANNEL 2 EXTERNAL/INTERNAL GAIN CONTROL.
1 = Channel 2 gain is controlled by Channel 3.
15
CHANNEL 1 EXTERNAL/INTERNAL GAIN CONTROL.
1 = Channel 1 gain is controlled by Channel 3.
14
CHANNEL 0 EXTERNAL/INTERNAL GAIN CONTROL.
1 = Channel 0 gain is controlled by Channel 3 or Channel 1 depending on the state of bit 17.
13
CLKO2 OR INTRPT.
1 = CLKO2/INTRPT is INTRPT (2 clock period wide pulse).
0 = CLKO2/INTRPT is CLKO2.
NOTE: For INTRPT IWA = 0*0Ah, bit 31 must be set for the channel that is the interrupt source..
12
FSYNCX POLARITY.
0 = active high
1 = active low.
ISL5416
相關PDF資料
PDF描述
ISL54205A MP3/USB 2.0 High Speed Switch with Negative Signal Handling
ISL54205AIRUZ-T MP3/USB 2.0 High Speed Switch with Negative Signal Handling
ISL54205AIRZ MP3/USB 2.0 High Speed Switch with Negative Signal Handling
ISL54205AIRZ-T MP3/USB 2.0 High Speed Switch with Negative Signal Handling
ISL54205EVAL1Z MP3/USB 2.0 High Speed Switch with Negative Signal Handling
相關代理商/技術參數(shù)
參數(shù)描述
ISL5416KIZ 制造商:Intersil Corporation 功能描述:LEAD-FREE QUAD WIDEBAND DOWN CONVERTER, 256 CABGA - Trays 制造商:Intersil Corporation 功能描述:PB-FREE W/ANNEAL QUAD DIGITAL DOWNCONVER 制造商:Intersil 功能描述:QD WIDEB& DWN CNVRTR 256 CABGA
ISL54200 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:USB 2.0 High/Full Speed Multiplexer
ISL54200_07 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:USB 2.0 High/Full Speed Multiplexer
ISL54200EVAL1Z 功能描述:EVALUATION BOARD FOR ISL54200 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口,收發(fā)器,PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板
ISL54200IRUZ-T 功能描述:IC USB SWITCH DUAL SPDT 10UTQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開關,多路復用器,多路分解器 系列:- 標準包裝:2,500 系列:- 功能:視頻交叉點開關 電路:1 x 8:6 導通狀態(tài)電阻:- 電壓電源:單電源 電壓 - 電源,單路/雙路(±):3.135 V ~ 5.25 V 電流 - 電源:55mA 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:24-TSSOP(0.173",4.40mm 寬) 供應商設備封裝:24-TSSOP 包裝:帶卷 (TR) 產(chǎn)品目錄頁面:1214 (CN2011-ZH PDF) 其它名稱:FMS6502MTC24XTR