- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍�(w菐ng) > PDF鐩寗9995 > ISL26310FBZ (Intersil)IC ADC 12BIT SPI/SRL 125K 8SOIC PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉(h脿o)锛� | ISL26310FBZ |
| 寤犲晢锛� | Intersil |
| 鏂囦欢闋佹暩(sh霉)锛� | 10/23闋� |
| 鏂囦欢澶�?銆�?/td> | 0K |
| 鎻忚堪锛� | IC ADC 12BIT SPI/SRL 125K 8SOIC |
| 妯�(bi膩o)婧�(zh菙n)鍖呰锛� | 980 |
| 浣嶆暩(sh霉)锛� | 12 |
| 閲囨ǎ鐜囷紙姣忕锛夛細 | 125k |
| 鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� | 涓茶锛孲PI? |
| 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩細 | 1 |
| 鍔熺巼鑰楁暎锛堟渶澶э級锛� | 80mW |
| 闆诲闆绘簮锛� | 鍠浕婧� |
| 宸ヤ綔婧害锛� | -40°C ~ 125°C |
| 瀹夎椤炲瀷锛� | 琛ㄩ潰璨艰 |
| 灏佽/澶栨锛� | 8-SOIC锛�0.154"锛�3.90mm 瀵級 |
| 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 | 8-SOIC |
| 鍖呰锛� | 绠′欢 |
| 杓稿叆鏁�(sh霉)鐩拰椤炲瀷锛� | 1 鍊�(g猫)宸垎锛屽柈妤� |
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�鐣�(d膩ng)鍓嶇10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�
ISL26310, ISL26311, ISL26312, ISL26313, ISL26314, ISL26315, ISL26319
18
FN7549.2
February 26, 2014
Reading After Conversion Mode, with EOC
In this mode (Figure 33), after CNV is asserted Low to start input
acquisition, a data exchange is executed by SCLK during the
Acquisition period. CNV is asserted High briefly to initiate a
Conversion, forcing SDO to a high-impedance state. SDO returns
HIGH when CNV is asserted Low during the entire conversion period.
At the end of conversion, the device asserts SDO Low to indicate
that the conversion is complete. This may be used as an interrupt
to start the Acquisition phase. It should be noted (as indicated in
Figure 33) that an additional pulse on CNV is required at the end
of conversion to take the part back to Acquisition from Idle state.
As discussed in section 鈥淩eading After Conversion Mode Without
throughput at slower SPI clock rates.
Reading During Conversion Mode, with EOC
From Idle, a falling edge on CNV initiates the Acquisition mode,
and then a rising edge initiates a Conversion. After the
conversion is initiated, CNV is asserted Low once again. Data
exchange across SDI and SDO can proceed while CNV is Low,
again observing the requirements of the tDATA period in order to
minimize the effects of digital noise on sensitive portions of the
conversion. In this mode, an additional pulse is required on SCLK
after the completion of the data exchange, to transition SDO to
the high-impedance state. Later, SDO is asserted low by the
device indicating end of conversion. The device then returns to
Idle. The falling edge of SDO may be used as an interrupt to start
the Acquisition phase (see Figure 34).
Reading Spanning Conversion Mode, with EOC
After initiating an Acquisition by bringing CNV Low, the user
begins exchanging data as previously mentioned, until CNV is
asserted High to initiate a conversion and SDO returns to a
high-impedance state, interrupting the exchange. And, after CNV
is returned Low, SDO will return to the state prior to the CNV
pulse in order to avoid losing data interrupted by the conversion
pulse (see Figure 35). The user should take care to observe the
tDATA period in order to minimize the effects of digital noise on
sensitive portions of conversion. After completion of the data
exchange, an additional pulse on SCLK forces SDO to a
high-impedance state. At the end of conversion, the device
asserts SDO Low indicating the end of conversion. The device
then returns to Idle, waiting for a pulse on CNV to initiate a new
Acquisition cycle.
Accessing the Configuration Register During
Data Readback
The Configuration Register contains the channel address of the
current conversion data. The contents can be accessed during a
normal data output sequence by continuing to clock data from
SDO if the register readback mode is enabled. Both 12-bit output
data words and the 16-bit configuration word are output in 28
SCLK periods, as shown in Figure 36, which demonstrates an
example sequence. Note that SDO goes into the high-impedance
state when CNV is High. The Configuration Register can be read
during any Read Sequence by generating the additional SCLKs,
with the restriction that the sequence must be completed prior to
the end of the current conversion. This will prevent loss of data
due to overwriting of the new conversion data into the output and
configuration registers.
FIGURE 33. TIMING DIAGRAM FOR READING AFTER CONVERSION MODE WITH EOC ON SDO OUTPUT
Acq.
Acquisition
CNV
SCLK
SDI
SDO
MSB
MSB-1
D15
D14
. . .
D1
LSB
ADC STATE
Idle
Power-Up
Acquisition
Conversion
Idle
tACQ
tSCLK
tSDO_V
tSCLKL
Conversion N+1
Configuration N+1
Conversion Result N-1
tSCLKH
MSB
MSB-1
D15
D14
. . .
LSB
Configuration N+2
Conversion Result N
Conversion
Idle
tCNV_SCLK
tSDI_H
tSDI_SU
Hi-Z State
tCNV
Conversion N
D5
D4
D5
D4
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| IDT72V243L6BCG | IC FIFO 2048X18 6NS 100BGA |
| MS27473E16A35SA | CONN PLUG 55POS STRAIGHT W/SCKT |
| MS27473T18F11P | CONN PLUG 11POS STRAIGHT W/PINS |
| XRT7300IVTR-F | IC LIU E3/DS3/STS-1 SGL 44TQFP |
| VI-21X-MX-F1 | CONVERTER MOD DC/DC 5.2V 75W |
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| ISL26310FBZ-T | 鍔熻兘鎻忚堪:IC ADC 12BIT SPI/SRL 125K 8SOIC RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:250 绯诲垪:- 浣嶆暩(sh霉):12 閲囨ǎ鐜囷紙姣忕锛�:1.8M 鏁�(sh霉)鎿�(j霉)鎺ュ彛:骞惰伅(li谩n) 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:1 鍔熺巼鑰楁暎锛堟渶澶э級:1.82W 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:48-LQFP 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:48-LQFP锛�7x7锛� 鍖呰:绠′欢 杓稿叆鏁�(sh霉)鐩拰椤炲瀷:2 鍊�(g猫)鍠锛屽柈妤� |
| ISL26310FBZ-T7A | 鍔熻兘鎻忚堪:IC ADC 12BIT SPI/SRL 125K 8SOIC RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:250 绯诲垪:- 浣嶆暩(sh霉):12 閲囨ǎ鐜囷紙姣忕锛�:1.8M 鏁�(sh霉)鎿�(j霉)鎺ュ彛:骞惰伅(li谩n) 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:1 鍔熺巼鑰楁暎锛堟渶澶э級:1.82W 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:48-LQFP 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:48-LQFP锛�7x7锛� 鍖呰:绠′欢 杓稿叆鏁�(sh霉)鐩拰椤炲瀷:2 鍊�(g猫)鍠锛屽柈妤� |
| ISL26311 | 鍒堕€犲晢:INTERSIL 鍒堕€犲晢鍏ㄧū:Intersil Corporation 鍔熻兘鎻忚堪:12-bit, 125kSPS Low-power ADCs with Single-ended and Differential Inputs and Multiple Input Channels |
| ISL26311FBZ | 鍒堕€犲晢:Intersil Corporation 鍔熻兘鎻忚堪:ISL26311FBZ 12-BIT, 125KSPS, SINGLE CH/ENDED DIFFERENTIAL SA - Rail/Tube 鍒堕€犲晢:Intersil Corporation 鍔熻兘鎻忚堪:IC ADC 12BIT SPI/SRL 125K 8-SOIC |
| ISL26311FBZ-T | 鍒堕€犲晢:Intersil Corporation 鍔熻兘鎻忚堪:ISL26311FBZ 12-BIT, 125KSPS, SINGLE CH/ENDED DIFFERENTIAL SA - Tape and Reel 鍒堕€犲晢:Intersil Corporation 鍔熻兘鎻忚堪:IC ADC 12BIT SPI/SRL 125K 8-SOIC |
鐧�(f膩)甯冪穵鎬ラ噰璩�锛�3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�
