6 FN6954.1 September 9, 2011 CMRR Common Mode Rejection At DC, Gain = 1, 螖V = 1V 85 100 dB At DC, Gain = 128, 螖V = 0.1V 100 " />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� ISL26134AVZ
寤犲晢锛� Intersil
鏂囦欢闋佹暩(sh霉)锛� 20/23闋�
鏂囦欢澶�?銆�?/td> 0K
鎻忚堪锛� IC ADC 24BIT SRL 80SPS 28TSSOP
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 500
浣嶆暩(sh霉)锛� 24
閲囨ǎ鐜囷紙姣忕锛夛細 80
鏁�(sh霉)鎿�(j霉)鎺ュ彛锛� 涓茶
杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩細 1
鍔熺巼鑰楁暎锛堟渶澶э級锛� 80mW
闆诲闆绘簮锛� 妯℃摤鍜屾暩(sh霉)瀛�
宸ヤ綔婧害锛� -40°C ~ 105°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 28-TSSOP锛�0.173"锛�4.40mm 瀵級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 28-TSSOP
鍖呰锛� 绠′欢
杓稿叆鏁�(sh霉)鐩拰椤炲瀷锛� 4 鍊嬪樊鍒嗭紝闆欐サ
ISL26132, ISL26134
6
FN6954.1
September 9, 2011
CMRR
Common Mode Rejection
At DC, Gain = 1,
螖V = 1V
85
100
dB
At DC, Gain = 128,
螖V = 0.1V
100
dB
50Hz/60Hz Rejection (Note 9)
External 4.9152MHz Clock
130
dB
PSRR
Power Supply Rejection
At DC, Gain = 1,
螖V = 1V
82
100
dB
At DC, Gain = 128,
螖V = 0.1V
100
105
dB
Input Referred Noise
See 鈥淭ypical Characteristics鈥� beginning
Noise Free Bits
See 鈥淭ypical Characteristics鈥� beginning
VOLTAGE REFERENCE INPUT
VREF
Voltage Reference Input
VREF = VREF+ - VREF-
1.5
AVDD
AVDD + 0.1
V
VREF-
Negative Reference Input
AGND - 0.1
VREF+ - 1.5
V
VREF+
Positive Reference Input
VREF- + 1.5
AVDD + 0.1
V
IREF
Voltage Reference Input Current
卤350
nA
POWER SUPPLY REQUIREMENTS
AVDD
Analog Supply Voltage
4.75
5.0
5.25
V
DVDD
Digital Supply Voltage
2.7
3.3
5.25
V
AIDD
Analog Supply Current
Normal Mode, AVDD = 5, Gain = 1, 2
7
8.5
mA
Normal Mode, AVDD = 5, Gain = 64, 128
9
12
mA
Standby Mode
0.2
3
A
Power-Down
0.2
2.5
A
DIDD
Digital Supply Current
Normal Mode, AVDD = 5, Gain = 1, 2
750
950
A
Normal Mode, AVDD = 5, Gain = 64, 128
750
950
A
Standby Mode
1.5
26
A
Power-Down
1
26
A
PD
Power Dissipation, Total
Normal Mode, AVDD = 5, Gain = 1, 2
49.6
mW
Normal Mode, AVDD = 5, Gain = 64, 128
68
mW
Standby Mode
0.14
mW
Power-Down
0.14
mW
DIGITAL INPUTS
VIH
0.7 DVDD
V
VIL
0.2 DVDD
V
VOH
IOH = -1mA
DVDD - 0.4
V
VOL
IOL = 1mA
0.2 DVDD
V
Input Leakage Current
卤10
A
External Clock Input Frequency
0.3
4.9152
MHz
Serial Clock Input Frequency
1
MHz
NOTE:
6. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
7. FSR = Full Scale Range = VREF/Gain
8. Gain accuracy is calibrated at the factory (AVDD = +5V).
9. Specified for word rate equal to 10Sps.
Electrical Specifications VREF+ = 5V, VREF- = 0V, AVDD = 5V, DVDD = 5V, AGND = DGND = 0V, MCLK = 4.9152MHz, and
TA = -40掳C to +105掳C, unless otherwise specified. Boldface limits apply over the operating temperature range, -40掳C to +105掳C (Continued)
SYMBOL
PARAMETER
TEST LEVEL or NOTES
MIN
(Note 6)
TYP
MAX
(Note 6)
UNITS
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
ISL26319FVZ-T7A IC ADC 12BIT SRL/SPI 16TSSOP
ISL26329FVZ IC ADC 12BIT SPI/SRL 16-TSSOP
ISL2671286IBZ IC ADC 12BIT SPI/SRL 20K 8SOIC
ISL26712IRTZ IC ADC 12BIT SAR 1MSPS 8-TDFN
ISL267450AIUZ IC INTERFACE
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
ISL26134AVZ-T 鍔熻兘鎻忚堪:妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 - ADC ISL26134AVZ LW-NOISE 24-BIT TI-COMP D/S RoHS:鍚� 鍒堕€犲晢:Texas Instruments 閫氶亾鏁�(sh霉)閲�:2 绲�(ji茅)妲�(g貌u):Sigma-Delta 杞�(zhu菐n)鎻涢€熺巼:125 SPs to 8 KSPs 鍒嗚鲸鐜�:24 bit 杓稿叆椤炲瀷:Differential 淇″櫔姣�:107 dB 鎺ュ彛椤炲瀷:SPI 宸ヤ綔闆绘簮闆诲:1.7 V to 3.6 V, 2.7 V to 5.25 V 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:VQFN-32
ISL26134AVZ-T7A 鍔熻兘鎻忚堪:妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 - ADC ISL26134AVZ LW-NOISE 24BIT DELTASIGMA ADC RoHS:鍚� 鍒堕€犲晢:Texas Instruments 閫氶亾鏁�(sh霉)閲�:2 绲�(ji茅)妲�(g貌u):Sigma-Delta 杞�(zhu菐n)鎻涢€熺巼:125 SPs to 8 KSPs 鍒嗚鲸鐜�:24 bit 杓稿叆椤炲瀷:Differential 淇″櫔姣�:107 dB 鎺ュ彛椤炲瀷:SPI 宸ヤ綔闆绘簮闆诲:1.7 V to 3.6 V, 2.7 V to 5.25 V 鏈€澶у伐浣滄韩搴�:+ 85 C 瀹夎棰�(f膿ng)鏍�:SMD/SMT 灏佽 / 绠遍珨:VQFN-32
ISL26310 鍒堕€犲晢:INTERSIL 鍒堕€犲晢鍏ㄧū:Intersil Corporation 鍔熻兘鎻忚堪:12-bit, 125kSPS Low-power ADCs with Single-ended and Differential Inputs and Multiple Input Channels
ISL26310FBZ 鍔熻兘鎻忚堪:IC ADC 12BIT SPI/SRL 125K 8SOIC RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:250 绯诲垪:- 浣嶆暩(sh霉):12 閲囨ǎ鐜囷紙姣忕锛�:1.8M 鏁�(sh霉)鎿�(j霉)鎺ュ彛:骞惰伅(li谩n) 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:1 鍔熺巼鑰楁暎锛堟渶澶э級:1.82W 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:48-LQFP 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:48-LQFP锛�7x7锛� 鍖呰:绠′欢 杓稿叆鏁�(sh霉)鐩拰椤炲瀷:2 鍊嬪柈绔�锛屽柈妤�
ISL26310FBZ-T 鍔熻兘鎻忚堪:IC ADC 12BIT SPI/SRL 125K 8SOIC RoHS:鏄� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏁�(sh霉)鎿�(j霉)閲囬泦 - 妯℃暩(sh霉)杞�(zhu菐n)鎻涘櫒 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:250 绯诲垪:- 浣嶆暩(sh霉):12 閲囨ǎ鐜囷紙姣忕锛�:1.8M 鏁�(sh霉)鎿�(j霉)鎺ュ彛:骞惰伅(li谩n) 杞�(zhu菐n)鎻涘櫒鏁�(sh霉)鐩�:1 鍔熺巼鑰楁暎锛堟渶澶э級:1.82W 闆诲闆绘簮:妯℃摤鍜屾暩(sh霉)瀛� 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:48-LQFP 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:48-LQFP锛�7x7锛� 鍖呰:绠′欢 杓稿叆鏁�(sh霉)鐩拰椤炲瀷:2 鍊嬪柈绔�锛屽柈妤�