24 FN6668.9 June 20, 2012 User Registers (Accessed by Using Slave Address 1010111x) Addresses [00h to 7Fh] These registers are 128 by" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉(h脿o)锛� ISL12022MIBZ-T
寤犲晢锛� Intersil
鏂囦欢闋�(y猫)鏁�(sh霉)锛� 17/31闋�(y猫)
鏂囦欢澶у皬锛� 0K
鎻忚堪锛� IC RTC/CALENDAR TEMP SENS 20SOIC
鎳�(y墨ng)鐢ㄨ(shu艒)鏄庯細 Addressing Power Issues in Real Time Clock Appls
鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″锛� Solutions for Industrial Control Applications
妯�(bi膩o)婧�(zh菙n)鍖呰锛� 1
椤炲瀷锛� 鏅�(sh铆)閻�/鏃ユ
鐗归粸(di菐n)锛� 璀﹀牨(b脿o)鍣�锛屽浠ゆ檪(sh铆)锛岄枏骞�锛孲RAM
瀛樺劜(ch菙)瀹归噺锛� 128B
鏅�(sh铆)闁撴牸寮忥細 HH:MM:SS锛�12/24 灏忔檪(sh铆)锛�
鏁�(sh霉)鎿�(j霉)鏍煎紡锛� YY-MM-DD-dd
鎺ュ彛锛� I²C锛�2 绶氫覆鍙�
闆绘簮闆诲锛� 2.7 V ~ 5.5 V
闆诲 - 闆绘簮锛岄浕姹狅細 1.8 V ~ 5.5 V
宸ヤ綔婧害锛� -40°C ~ 85°C
瀹夎椤炲瀷锛� 琛ㄩ潰璨艰
灏佽/澶栨锛� 20-SOIC锛�0.295"锛�7.50mm 瀵級
渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁濓細 20-SOIC W
鍖呰锛� 妯�(bi膩o)婧�(zh菙n)鍖呰
鍏跺畠鍚嶇ū锛� ISL12022MIBZ-TDKR
ISL12022M
24
FN6668.9
June 20, 2012
User Registers (Accessed by
Using Slave Address 1010111x)
Addresses [00h to 7Fh]
These registers are 128 bytes of battery-backed user SRAM. The
separate I2C slave address must be used to read and write to
these registers.
I2C Serial Interface
The ISL12022M supports a bi-directional bus oriented protocol.
The protocol defines any device that sends data onto the bus as a
transmitter and the receiving device as the receiver. The device
controlling the transfer is the master and the device being
controlled is the slave. The master always initiates data transfers
and provides the clock for both transmit and receive operations.
Therefore, the ISL12022M operates as a slave device in all
applications.
All communication over the I2C interface is conducted by sending
the MSB of each byte of data first.
Protocol Conventions
Data states on the SDA line can change only during SCL LOW
periods. SDA state changes during SCL HIGH are reserved for
indicating START and STOP conditions (see Figure 17). On power-
up of the ISL12022M, the SDA pin is in the input mode.
All I2C interface operations must begin with a START condition,
which is a HIGH to LOW transition of SDA while SCL is HIGH. The
ISL12022M continuously monitors the SDA and SCL lines for the
START condition and does not respond to any command until this
condition is met (see Figure 17). A START condition is ignored
during the power-up sequence.
All I2C interface operations must be terminated by a STOP
condition, which is a LOW to HIGH transition of SDA while SCL is
HIGH (see Figure 17). A STOP condition at the end of a read
operation or at the end of a write operation to memory only
places the device in its standby mode.
FIGURE 17. VALID DATA CHANGES, START AND STOP CONDITIONS
FIGURE 18. ACKNOWLEDGE RESPONSE FROM RECEIVER
FIGURE 19. BYTE WRITE SEQUENCE (SLAVE ADDRESS FOR CSR SHOWN)
SDA
SCL
START
DATA
STOP
STABLE
CHANGE
DATA
STABLE
SDA OUTPUT FROM
TRANSMITTER
SDA OUTPUT FROM
RECEIVER
8
1
9
START
ACK
SCL FROM
MASTER
HIGH IMPEDANCE
S
T
A
R
T
S
T
O
P
IDENTIFICATION
BYTE
DATA
BYTE
A
C
K
SIGNALS FROM THE
MASTER
SIGNALS FROM
THE ISL12022M
A
C
K
10
0
11
A
C
K
WRITE
SIGNAL AT SDA
00 00
11 1
ADDRESS
BYTE
鐩搁棞(gu膩n)PDF璩囨枡
PDF鎻忚堪
X9315WSZ IC POT DGTL 10K OHM 8-SOIC
ISL22343WFR20Z-TK IC POT DGTL 256TP LN LP 20-QFN
VE-JWR-MZ CONVERTER MOD DC/DC 7.5V 25W
ISL1208IU8Z IC RTC LP BATT BACKED SRAM 8MSOP
X9317US8IZ-2.7T1 IC POT DGTL 50K OHM 8-SOIC
鐩搁棞(gu膩n)浠g悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉)
鍙冩暩(sh霉)鎻忚堪
ISL12022MIBZ-T7A 鍔熻兘鎻忚堪:IC RTC/CALENDAR TEMP SNSR 20SOIC RoHS:鍚� 椤炲垾:闆嗘垚闆昏矾 (IC) >> 鏅�(sh铆)閻�/瑷�(j矛)鏅�(sh铆) - 瀵�(sh铆)鏅�(sh铆)鏅�(sh铆)閻� 绯诲垪:- 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″:Obsolescence Mitigation Program 妯�(bi膩o)婧�(zh菙n)鍖呰:1 绯诲垪:- 椤炲瀷:鏅�(sh铆)閻�/鏃ユ 鐗归粸(di菐n):璀﹀牨(b脿o)鍣�锛岄枏骞�锛孲RAM 瀛樺劜(ch菙)瀹归噺:- 鏅�(sh铆)闁撴牸寮�:HH:MM:SS锛�12/24 灏忔檪(sh铆)锛� 鏁�(sh霉)鎿�(j霉)鏍煎紡:YY-MM-DD-dd 鎺ュ彛:SPI 闆绘簮闆诲:2 V ~ 5.5 V 闆诲 - 闆绘簮锛岄浕姹�:- 宸ヤ綔婧害:-40°C ~ 85°C 瀹夎椤炲瀷:琛ㄩ潰璨艰 灏佽/澶栨:8-WDFN 瑁搁湶鐒婄洡 渚涙噳(y墨ng)鍟嗚ō(sh猫)鍌欏皝瑁�:8-TDFN EP 鍖呰:绠′欢
ISL12022MIBZ-TR5421 鍔熻兘鎻忚堪:瀵�(sh铆)鏅�(sh铆)鏅�(sh铆)閻� REAL TIME CLK W/MFK IMPROVED ESD AIR RoHS:鍚� 鍒堕€犲晢:Microchip Technology 鍔熻兘:Clock, Calendar. Alarm RTC 绺界窔鎺ュ彛:I2C 鏃ユ湡鏍煎紡:DW:DM:M:Y 鏅�(sh铆)闁撴牸寮�:HH:MM:SS RTC 瀛樺劜(ch菙)瀹归噺:64 B 闆绘簮闆诲-鏈€澶�:5.5 V 闆绘簮闆诲-鏈€灏�:1.8 V 鏈€澶у伐浣滄韩搴�:+ 85 C 鏈€灏忓伐浣滄韩搴�: 瀹夎棰�(f膿ng)鏍�:Through Hole 灏佽 / 绠遍珨:PDIP-8 灏佽:Tube
ISL12022MR5421 鍒堕€犲晢:INTERSIL 鍒堕€犲晢鍏ㄧū:Intersil Corporation 鍔熻兘鎻忚堪:Low Power RTC with Battery Backed SRAM, Integrated 5ppm
ISL12022M-R5421 鍒堕€犲晢:INTERSIL 鍒堕€犲晢鍏ㄧū:Intersil Corporation 鍔熻兘鎻忚堪:High-Accuracy RTC Modules, Feature-Rich RTCs
ISL12023 鍒堕€犲晢:INTERSIL 鍒堕€犲晢鍏ㄧū:Intersil Corporation 鍔熻兘鎻忚堪:Low Power RTC with Battery-Backed SRAM and Embedded Temp Compensation 卤5ppm with Auto Daylight Saving