參數資料
型號： IDT82V3202NLG8
廠商： IDT, Integrated Device Technology Inc
文件頁數： 48/117頁
文件大?。?/td> 0K
描述： IC PLL WAN EBU SGL 68-VFQFPN
標準包裝： 2,500
類型： 時鐘/頻率發(fā)生器，多路復用器
PLL： 是
主要目的： 以太網，SONET/SDH，Stratum
輸入： CMOS
輸出： CMOS，LVDS，PECL
電路數： 1
比率 - 輸入:輸出： 2:2
差分 - 輸入:輸出： 無/是
頻率 - 最大： 622.08MHz
電源電壓： 3 V ~ 3.6 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 68-VFQFN 裸露焊盤
供應商設備封裝： 68-VFQFPN（10x10）
包裝： 帶卷 (TR)
其它名稱： 82V3202NLG8
IDT82V3202
EBU WAN PLL
Functional Description
36
September 11, 2009
3.12
T0 / T4 APLL
A T0 APLL and a T4 APLL are provided for a better jitter and wander
performance of the device output clocks.
The bandwidths of the T0/T4 APLL are set by the T0_APLL_BW[1:0]
/ T4_APLL_BW[1:0] bits respectively. The lower the bandwidth is, the
better the jitter and wander performance of the T0/T4 APLL output are.
The input of the T0/T4 APLL can be derived from one of the T0 DPLL
outputs, as selected by the T0_APLL_PATH[3:0] / T4_APLL_PATH[3:0]
bits respectively.
Both the APLL and DPLL outputs are provided for selection for the
device output.
3.13
OUTPUT CLOCKS & FRAME SYNC SIGNALS
The device supports 2 output clocks and 1 frame sync output signal
altogether.
3.13.1
OUTPUT CLOCKS
The device provides 2 output clocks.
OUT1 outputs a PECL or LVDS signal, as selected by the
OUT1_PECL_LVDS bit. OUT2 outputs a CMOS signal.
The outputs on OUT1 and OUT2 are variable, depending on the sig-
nals derived from the T0 DPLL and T0/T4 APLL outputs, and the corre-
sponding OUTn_PATH_SEL[3:0] bits (n = 1 or 2). The derived signal can
be from the T0 DPLL and T0/T4 APLL outputs, as selected by the corre-
sponding OUTn_PATH_SEL[3:0] bits (n = 1 or 2). If the signal is derived
from one of the T0 DPLL outputs, please refer to Table 22 for the output
frequency. If the signal is derived from the T0/T4 APLL output, please
refer to Table 23 for the output frequency.
The outputs on OUT1 and OUT2 can be inverted, as determined by
the corresponding OUTn_INV bit (n = 1 or 2).
Both the output clocks derived from T0 selected input clock are
aligned with the T0 selected input clock every 125 s period.
Table 21: Related Bit / Register in Chapter 3.12
Bit
Register
Address (Hex)
T0_APLL_BW[1:0]
T0_T4_APLL_BW_CNFG
6A
T4_APLL_BW[1:0]
T0_APLL_PATH[3:0]
T0_DPLL_APLL_PATH_CNFG
55
T4_APLL_PATH[3:0]
T4_APLL_PATH_CNFG
60
Table 22: Outputs on OUT1 & OUT2 if Derived from T0 DPLL Outputs
OUTn_DIVIDER[3:0]
(Output Divider) 1
outputs on OUT1 & OUT2 if derived from T0 DPLL outputs 2
77.76 MHz
12E1
16E1
24T1
16T1
E3
T3
GSM (26 MHz) OBSAI (30.72 MHz)
0000
Output is disabled (output low).
0001
0010
12E1
16E1
24T1
16T1
E3
T3
0011
6E1
8E1
12T1
8T1
13 MHz
15.36 MHz
0100
3E1
4E1
6T1
4T1
0101
2E1
4T1
0110
2E1
3T1
2T1
0111
E1
2T1
1000
E1
T1
1001
T1
1010
64 kHz
1011
8 kHz
1100
2 kHz
1101
400 Hz
1110
1Hz
1111
Output is disabled (output high).
Note:
1. n = 1 or 2. Each output is assigned a frequency divider.
2. E1 = 2.048 MHz, T1 = 1.544 MHz, E3 = 34.368 MHz, T3 = 44.736 MHz. The blank cell means the configuration is reserved.
相關PDF資料
PDF描述
VI-B4X-IU CONVERTER MOD DC/DC 5.2V 200W
M83723/72R1404N CONN RCPT 4POS WALL MT W/PINS
VI-B3W-IU CONVERTER MOD DC/DC 5.5V 200W
VI-B3V-IU CONVERTER MOD DC/DC 5.8V 200W
VI-B3T-IU CONVERTER MOD DC/DC 6.5V 200W
相關代理商/技術參數
參數描述
IDT82V3202NLGBLANK 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:EBU WAN PLL
IDT82V3255 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:WAN PLL
IDT82V3255_08 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:WAN PLL
IDT82V3255DK 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:WAN PLL
IDT82V3255DKG 功能描述:IC PLL WAN SMC STRATUM 3 64-TQFP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數:- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應商設備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*