參數(shù)資料
型號(hào): IDT5V9885TNLGI
廠商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 4/39頁(yè)
文件大?。?/td> 0K
描述: IC CLOCK GEN PLL 500MHZ 28VFQFPN
標(biāo)準(zhǔn)包裝: 490
類(lèi)型: *
PLL: 帶旁路
輸入: LVCMOS,LVTTL
輸出: LVCMOS,LVDS,LVPECL,LVTTL
電路數(shù): 1
比率 - 輸入:輸出: 2:6
差分 - 輸入:輸出: 無(wú)/是
頻率 - 最大: 500MHz
除法器/乘法器: 是/無(wú)
電源電壓: 3 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 28-VFQFN 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝: 28-VFQFPN(6x6)
包裝: 托盤(pán)
其它名稱(chēng): 800-2580
12
INDUSTRIALTEMPERATURERANGE
IDT5V9885T
3.3V EEPROMPROGRAMMABLECLOCKGENERATOR
LOOP FILTER
TheloopfilterforeachPLLcanbeprogrammedtooptimizethejitterperformance. Thelow-passfrequencyresponseofthePLListhemechanismthatdictates
the jitter transfer characteristics. The loop bandwidth can be extracted from the jitter transfer. A narrow loop bandwidth is good for jitter attenuation while a wide
loop bandwidth is best for low jitter generation. The specific loop filter components that can be programmed are the resistor via the RZ[3:0] bits, pole capacitor
via the CZ[3:0] bits, zero capacitor via the CP[3:0] bits, and the charge pump current via the IP[2:0] bits.
The following equations govern how the loop filter is set.
Resistor (Rz) = 0.3K+ RZ[3:0] * 1K
(Eq. 15)
Zero capacitor (Cz) = 6pF + CZ[3:0] * 27.2pF
(Eq. 16)
Pole capacitor (Cp) = 1.3pF + CP[3:0] * 0.75pF (Eq. 17)
Charge pump current (Ip) = 5 * 2IP[2:0] A
(Eq. 18)
Parameter
Bits
Step
Min
Max
Units
RZ
4
1
0.3
15.3
K
CZ
4
27.2
6
414
pF
CP
4
0.75
1.3
12.55
pF
IP
3
2n
5
640
A
From PFD
VDD
UP
Ip
DOWN
Ip
Rz
Cz
Cp
To VCO
Charge Pump and Loop Filter Configuration
PLL loop filter design is beyond the scope of this datasheet. Refer to design procedures for 3-order charge-pump based PLLs. For the sake of simplicity,
the fastest and easiest way to calculate the PLL loop bandwidth (Fc) given the programmable loop filter parameters is as follows.
PLL Loop Bandwidth:
Charge pump gain (Kφ) = Ip / 2π
(Eq. 19)
VCO gain (KVCO) = 950MHz/V * 2π
(Eq. 20)
M = Total multiplier value (See the PRE-SCALERS, FEEDBACK-DIVIDERS, POST-DIVIDERS section for more detail)
ωc = Rz * Kφ * KVCO * Cz (Eq. 21)
M * (Cz + Cp)
Fc = ωc / 2π
(Eq. 22)
Note, the phase/frequency detector frequency (FPFD) is typically seven times the PLL closed-loop bandwidth (Fc) but too high of a ratio will reduce your
phase margin thus compromising loop stability.
相關(guān)PDF資料
PDF描述
X9251TS24Z-2.7 IC XDCP QUAD 256TAP 100K 24-SOIC
X9268US24IZ IC XDCP DUAL 256TAP 50K 24-SOIC
X9268TS24IZ IC XDCP DUAL 256TAP 100K 24-SOIC
ICS87949AYILF IC CLK GENERATOR /1 /2 52-LQFP
VI-26V-MW CONVERTER MOD DC/DC 5.8V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT5V9885TNLGI8 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK GEN PLL 500MHZ 28VFQFPN
IDT5V9885TPFGI 功能描述:IC CLOCK GEN PLL 500MHZ 32TQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類(lèi)型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大:1GHz 除法器/乘法器:是/無(wú) 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-LSSOP(0.175",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱(chēng):NJW1504V-TE1-NDNJW1504V-TE1TR
IDT5V9885TPFGI8 制造商:Integrated Device Technology Inc 功能描述:IC CLOCK GEN PLL 500MHZ 32TQFP
IDT5V9888NLGI 功能描述:IC CLK GEN 3.3V EEPROM 28-VFQFPN RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類(lèi)型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*
IDT5V9888NLGI8 功能描述:IC CLK GEN 3.3V EEPROM 28-VFQFPN RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類(lèi)型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:*