- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360785 > ICS950104 Programmable System Clock Chip for PIII Processor PDF資料下載
參數(shù)資料
| 型號： | ICS950104 |
| 英文描述： | Programmable System Clock Chip for PIII Processor |
| 中文描述： | 可編程系統(tǒng)時鐘芯片的PIII處理器 |
| 文件頁數(shù)： | 9/19頁 |
| 文件大?。?/td> | 222K |
| 代理商： | ICS950104 |
9
ICS950104
Advance Information
Third party brands and names are the property of their respective owners.
Byte 13: Spread Sectrum Control Register
Byte 14: Spread Sectrum Control Register
Note: Please utilize software utility provided by ICS
Application Engineering to configure spread spectrum.
Incorrect spread percentage may cause system failure.
t
t
B
t
B
t
B
t
B
t
B
t
B
t
B
t
B
B
D
W
X
X
X
X
X
X
X
X
P
n
o
D
B
m
u
p
m
u
p
m
u
p
m
u
p
m
u
p
m
u
p
m
u
p
m
u
p
7
6
5
4
3
2
1
0
7
6
B
5
B
4
B
3
B
2
B
1
B
0
B
S
S
S
S
S
S
S
S
d
d
d
d
d
d
d
d
a
S
a
S
a
S
a
S
a
S
a
S
a
S
a
S
t
t
B
t
B
t
B
t
B
t
B
t
B
t
B
t
B
B
D
W
X
X
X
X
X
X
X
X
P
n
o
D
7
6
5
4
3
2
1
0
d
d
d
S
S
S
S
S
e
e
e
v
R
v
R
v
R
a
S
a
S
a
S
a
S
a
S
2
1
0
1
B
1
B
1
B
i
B
8
B
m
m
m
m
m
u
p
u
p
u
p
u
p
u
p
d
d
d
d
d
9
Note: Please utilize software utility provided by ICS
Application Engineering to configure spread spectrum.
Incorrect spread percentage may cause system failure.
Byte 15: Output Skew Control
Byte 16: Output Skew Control
t
t
B
t
B
t
B
t
B
t
B
t
B
t
B
t
B
B
D
W
0
0
0
0
0
1
0
0
P
n
o
D
7
6
5
4
3
2
1
0
l
o
C
w
e
k
S
)
,
K
L
C
I
C
P
)
e
v
R
(
Byte 17: Output Rise/Fall Time Select Register
Byte 18: Output Rise/Fall Time Select Register
t
t
B
t
B
t
B
t
B
t
B
t
B
t
B
t
B
B
D
W
1
0
1
0
1
0
1
0
P
n
o
D
7
6
5
4
3
2
1
0
)
e
v
R
(
l
o
C
e
R
w
e
K
L
C
U
P
C
l
o
C
e
R
w
e
F
_
K
L
C
I
C
P
l
o
C
e
R
w
e
)
K
L
C
I
C
P
t
t
B
t
B
t
B
t
B
t
B
t
B
t
B
t
B
B
D
W
1
0
1
0
1
0
1
0
P
n
o
D
7
6
5
4
3
2
1
0
)
e
v
R
(
l
o
C
w
e
)
M
A
R
D
S
)
e
v
R
(
l
o
C
e
R
w
e
z
H
M
8
4
Notes:
1. PWD = Power on Default
2. The power on default for byte 13-20 depends on the harware (latch inputs FS(4:0)) or I
2
C (Byte 0 bit (1:7)) setting. Be sure
to read back and re-write the values of these 8 registers when VCO frequency change is desired for the first pass.
3. If Byte 8 bit 7 is driven to "1" meaning programming is intended, Byte 21-24 will lose their default power up value.
t
t
B
t
B
t
B
t
B
t
B
t
B
t
B
t
B
B
D
W
1
1
1
1
1
1
1
1
P
n
o
D
7
6
5
4
3
2
1
0
)
e
v
R
(
l
o
C
w
e
k
S
K
L
C
U
P
C
)
e
v
R
(
l
o
C
w
e
k
S
)
M
A
R
D
S
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS950202 | Programmable Timing Control HubTM for P4TM |
| ICS950208 | Programmable Timing Control Hub for P4 |
| ICS950211 | Programmable Timing Control Hub for P4 |
| ICS950211YFLF-T | Programmable Timing Control Hub for P4 |
| ICS950211YGLF-T | Programmable Timing Control Hub for P4 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS950104YFT | 制造商:ICS 制造商全稱:ICS 功能描述:Programmable System Clock Chip for PIII Processor |
| ICS950201 | 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub⑩ for P4⑩ |
| ICS950201AFLF | 功能描述:IC TIMING CTRL HUB P4 56-SSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:TCH™ 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/頻率發(fā)生器，多路復(fù)用器 PLL:是 主要目的:存儲器，RDRAM 輸入:晶體 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:1:2 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:Digi-Reel® 其它名稱:296-6719-6 |
| ICS950201AFLFT | 功能描述:IC TIMING CTRL HUB P4 56-SSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:TCH™ 標(biāo)準(zhǔn)包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務(wù)器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP （0.240"，6.10mm 寬） 供應(yīng)商設(shè)備封裝:64-TSSOP 包裝:管件 |
| ICS950201AFT-IB0 | 制造商:Ics 功能描述:ELECTRONIC COMPONENT 制造商:Integrated Device Technology Inc 功能描述:ELECTRONIC COMPONENT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。