參數(shù)資料
型號: ICS9248-95
英文描述: Frequency Generator & Integrated Buffers for PENTIUM/ProTM
中文描述: 頻率發(fā)生器
文件頁數(shù): 8/16頁
文件大?。?/td> 310K
代理商: ICS9248-95
8
ICS9248-95
310D—04/12/05
CLK_STOP# Timing Diagram
CLK_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power operation.
CLK_STOP# is synchronized by the
ICS9248-95
. The minimum that the CPU clock is enabled (CPU_STOP# high pulse) is 100
CPU clocks. All other clocks will continue to run while the CPU clocks are disabled. The CPU clocks will always be stopped in
a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPU clock on latency is less than 4
CPU clocks and CPU clock off latency is less than 4 CPU clocks.
Notes:
1. All timing is referenced to the internal CPU clock.
2. CLK_STOP# is an asynchronous input and metastable conditions may exist. This signal is synchronized
to the CPU clocks inside the ICS9248-95.
3. IOAPIC output is Stopped Glitch Free by CPUSTOP# going low.
4. SDRAM-F output is controlled by Buffer in signal, not affected by the
ICS9248-95
CLK_STOP# signal. SDRAM (0:11) are controlled as shown.
5. All other clocks continue to run undisturbed.
相關(guān)PDF資料
PDF描述
ICS9248F-126 Peripheral IC
ICS9248F-126-T Peripheral IC
ICS9248F-128 Peripheral IC
ICS9248F-134 Peripheral IC
ICS9248F-134-T Peripheral IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ICS9248-96 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator & Integrated Buffers for Celeron & PII/III⑩
ICS9248-97 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Timing Generator for PENTIUM II Systems
ICS9248-98 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator & Integrated Buffers for Celeron & PII/III⑩
ICS9248-99 制造商:ICS 制造商全稱:ICS 功能描述:Frequency Generator & Integrated Buffers for Celeron & PII/III⑩
ICS9248AF-152T 制造商:Integrated Device Technology Inc 功能描述:ELECTRONIC COMPONENT