- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360748 > ICS307 RES, 47 5%, 1206 PDF資料下載
參數(shù)資料
| 型號： | ICS307 |
| 英文描述： | RES, 47 5%, 1206 |
| 中文描述： | 串行可編程時鐘源 |
| 文件頁數(shù)： | 7/8頁 |
| 文件大?。?/td> | 107K |
| 代理商： | ICS307 |
Parameter
ABSOLUTE MAXIMUM RATINGS (Note 1)
Supply Voltage, VDD
Inputs
Clock Output
Ambient Operating Temperature
Ambient Operating Temperature, Industrial
Soldering Temperature
Storage temperature
DC CHARACTERISTICS (VDD = 5.0 V unless otherwise noted)
Operating Voltage, VDD
Input High Voltage, VIH, X1/ICLK only
Input Low Voltage, VIL, X1/ICLK only
Input High Voltage, VIH
Input Low Voltage, VIL
Conditions
Minimum
Typical
Maximum
Units
Referenced to GND
Referenced to GND
Referenced to GND
7
V
V
V
°C
°C
°C
°C
-0.5
-0.5
0
-40
VDD+0.5
VDD+0.5
70
85
260
150
I version
Max of 10 seconds
-65
3
5.5
V
V
V
V
V
ICLK (Pin 1)
ICLK (Pin 1)
(VDD/2)+1
VDD/2
VDD/2
(VDD/2)-1
2
PDTS, ICS307-01 only
All other inputs,-01 & -02
IOH=-4 mA
IOH=-25 mA
IOL=25 mA
No Load, 100 MHz out
100MHz out,VDD=3.3V
CLK1 and CLK2 outputs
Pin 13
0.4
0.8
Output High Voltage, VOH, CMOS level
Output High Voltage, VOH
Output Low Voltage, VOL
IDD Operating Supply Current, 20 MHz crystal
VDD-0.4
2.4
V
V
V
0.4
26
13
±70
270
4
mA
mA
mA
k
pF
Short Circuit Current
On-Chip Pull-up Resistor
Input Capacitance
AC CHARACTERISTICS
Input Frequency, crystal input (must be fundamental)
Input Frequency, clock input
Output Frequency (See Table 1)
Output Frequency (see Table 1), I version
Output Clock Rise Time
Output Clock Fall Time
Output Clock Duty Cycle, even output divides
Output Clock Duty Cycle, odd output divides
Power-up time, STROBE goes high until CLK out
Absolute Maximum Clock Period Jitter
One Sigma Clock Period Jitter
5
2
6
6
27
50
200
180
55
60
10
MHz
MHz
MHz
MHz
ns
ns
%
%
ms
ps
ps
VDD = 3.0 to 5.5V
VDD = 3.0 to 5.5V
0.8 to 2.0V
2.0 to 0.8V
At duty cycle level
At duty cycle level
1
1
45
40
49 to 51
3
±120
50
Deviation from mean
ICS307
Serially Programmable Clock Source
MDS 307 D
Integrated Circuit Systems, Inc. 525 Race Street San Jose CA95126(408) 295-9800tel www.icst.com
7
Revision 042501
Electrical Specifications
Notes:
1. Stresses beyond those listed under Absolute Maximum Ratings could cause permanent damage to the device. Prolonged exposure
to levels above the operating limits but below the Absolute Maximums may affect device reliability.
2. Typical values are at 25°C.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICS309 | SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTHESIZER |
| ICS309R | SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTHESIZER |
| ICS309RI | SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTHESIZER |
| ICS309RIT | SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTHESIZER |
| ICS309RT | SERIAL PROGRAMMABLE TRIPLE PLL SS VERSACLOCK SYNTHESIZER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICS307-01 | 制造商:ICS 制造商全稱:ICS 功能描述:SERIALLY PROGRAMMABLE CLOCK SOURCE |
| ICS307-02 | 制造商:ICS 制造商全稱:ICS 功能描述:SERIALLY PROGRAMMABLE CLOCK SOURCE |
| ICS307-03 | 制造商:ICS 制造商全稱:ICS 功能描述:SERIALLY PROGRAMMABLE CLOCK SOURCE |
| ICS307G-03 | 功能描述:IC SRL PROGR CLK SOURCE 16-TSSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:VersaClock™ II 產(chǎn)品變化通告:Product Discontinuation 04/May/2011 標(biāo)準(zhǔn)包裝:96 系列:- 類型:時鐘倍頻器，零延遲緩沖器 PLL:帶旁路 輸入:LVTTL 輸出:LVTTL 電路數(shù):1 比率 - 輸入:輸出:1:8 差分 - 輸入:輸出:無/無 頻率 - 最大:133.3MHz 除法器/乘法器:是/無 電源電壓:3 V ~ 3.6 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:管件 其它名稱:23S08-5HPGG |
| ICS307G-03LF | 功能描述:IC CLK SOURCE SRL PROGR 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:VersaClock™ II 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時鐘/頻率合成器，扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP（8x8） 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。