參數(shù)資料
型號(hào)： HYB39S256400D
廠商： INFINEON TECHNOLOGIES AG
英文描述： 256-MBit Synchronous DRAM
中文描述： 256兆位同步DRAM
文件頁數(shù)： 17/28頁
文件大小： 630K
代理商： HYB39S256400D
HYB39S256[40/80/16]0D[C/T](L)
256-MBit Synchronous DRAM
Functional Description
Data Sheet
17
Rev. 1.02, 2004-02
10072003-13LE-FGQQ
3.3.1
Burst Length
Table 8
Burst Length
Note:
1. For a burst length of two, A1-Ai selects the two-data-element block; A0 selects the first access within the block.
2. For a burst length of four, A2-Ai selects the four-data-element block; A0-A1 selects the first access within the
block.
3. For a burst length of eight, A3-Ai selects the eight-data- element block; A0-A2 selects the first access withinthe
block.
4. Whenever a boundary of the block is reached within a given sequence above, the following access wrapswithin
the block.
3.4
Commands
Refresh Mode
SDRAM has two refresh modes, Auto Refresh and Self Refresh. Auto Refresh is similar to the CAS -before-RAS
refresh of conventional DRAMs. All banks must be precharged before applying any refresh mode. An on-chip
address counter increments the word and the bank addresses and no bank information is required for both refresh
modes.
The chip enters the Auto Refresh mode, when RAS and CAS are held low and CKE and WE are held high at aclock
timing. The mode restores word line after the refresh and no external precharge command is necessary.
Aminimum tRC time is required between two automatic refreshes in a burst refresh mode. The same rule applies
toany access command after the automatic refresh operation.
The chip has an on-chip timer and the Self Refresh mode is available. The mode restores the word lines after RAS,
CAS, and CKE are low and WE is high at a clock timing. All of external control signals including the clock
aredisabled. Returning CKE to high enables the clock and initiates the refresh exit operation. After the exit
command,at least one
t
RC
delay is required prior to any access command.
Burst Length and Sequence
Starting Column Address
A2
A1
Order of Accesses within a Burst
Type=Sequential
0–1
1–0
0–1–2–3
1–2–3–0
2–3–0–1
3–0–1–2
0–1–2–3–4–5–6–7
1–2–3–4–5–6–7–0
2–3–4–5–6–7–0–1
3–4–5–6–7–0–1–2
4–5–6–7–0–1–2–3
5–6–7–0–1–2–3–4
6–7–0–1–2–3–4–5
7–0–1–2–3–4–5–6
Cn, Cn+1, Cn+2 ....
A0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Type=Interleaved
0–1
1–0
0–1–2–3
1–0–3–2
2–3–0–1
3–2–1–0
0–1–2–3–4–5–6–7
1–0–3–2–5–4–7–6
2–3–0–1–6–7–4–5
3–2–1–0–7–6–5–4
4–5–6–7–0–1–2–3
5–4–7–6–1–0–3–2
6–7–4–5–2–3–0–1
7–6–5–4–3–2–1–0
not supported
2
4
0
0
1
1
0
0
1
1
0
0
1
1
8
0
0
0
0
1
1
1
1
n
FullPage
相關(guān)PDF資料
PDF描述
HYB39S256400DTL-6 256-MBit Synchronous DRAM
HYB39S256400DTL-7 surface mount silicon Zener diodes
HYB39S256400DTL-75 256-MBit Synchronous DRAM
HYB39S256400DTL-8 256-MBit Synchronous DRAM
HYB39S512400AT 512-Mbit Synchronous DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HYB39S256400DC-6 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:256-MBit Synchronous DRAM
HYB39S256400DC-7 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:256-MBit Synchronous DRAM
HYB39S256400DC-7.5 制造商:未知廠家 制造商全稱:未知廠家 功能描述:?256Mb (64Mx4) FBGA PC133 3-3-3?
HYB39S256400DC-75 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:256-MBit Synchronous DRAM
HYB39S256400DC-8 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:256-MBit Synchronous DRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*